专利汇可以提供Method of fabricating on-chip spacers for a TFT panel专利检索,专利查询,专利分析的服务。并且A method for fabricating on-chip spacers for a TFT panel exposes a photoresist layer on top of the TFT panel using two exposure processes, one through the bottom of the TFT and the other through a mask over the TFT panel. The exposure process through the bottom exposes all photoresist covering windows on the TFT panel and leaves all photoresist corresponding to an opaque grid corresponding a TFT driving circuit. A second exposure process through a mask above the photoresist leaves part of the photoresist in the opaque grid unexposed. The exposed photoresist is removed leaving on-chip spacers only on the opaque grid. Therefore, the on-chip spacers can not affect the display quality and can be easily formed on a high dpi TFT panel.,下面是Method of fabricating on-chip spacers for a TFT panel专利的具体信息内容。
What is claimed is:
1. Field of the Invention
The present invention relates to a method of fabricating on-chip spacers for a TFT (thin transistor film) panel, and more specifically to a simple and cheap method for easily and accurately fabricating on-chip spacers on an opaque region of a TFT panel.
2. Description of Related Art
A simple method of fabricating a TFT display device includes steps of.
(1) preparing a first glass;
(2) forming a driving circuit and pixel electrodes on the first glass;
(3) applying an orientation film on the pixel electrodes to from a TFT plane;
(4) defining a frame region;
(5) forming spacers in the frame region;
(6) attaching a second panel to the first glass;
(7) filling the frame region with liquid crystal; and
(8) pressing the first and second panels together to securely combine them.
Beside the basic steps of the method we mentioned above, this method can further add other steps depending on display requirements, such as display function, driving circuit, etc.
Further, the spacers (60) for providing holding liquid crystal space between the first and second glasses are formed on the TFT driving circuit. There are two common methods used to fabricate the spacer on the TFT panel. One of which is a spraying technique as a first method, and the other of which is an on-chip spacer technique as a second method.
In the first method, the spacers (60) are sprayed on the TFT panel (50) so the first method is easy. However, the number and location of spacers (60) on the TFT panel (50) cannot be accurately controlled during spraying the spacers (60). Therefore, the spacers (60) may be deposited on windows (500) of the TFT panel (50) and cause a light leakage fault to affect display quality.
In the second method, the spacer can be formed only on the opaque region of the TFT panel. The second method has steps of
(a) coating the TFT panel with photoresist;
(b) transferring a spacer pattern corresponding to the opaque region (501) on the photoresist by a stepper or scanner exposure machine;
(c) removing exposed photoresist to form the spacer pattern on the TFT panel; and
(d) curing the photoresist to form the spacer.
The second method can accurately form the spacers on the opaque region of the TFT panel by exposing the photoresist technique. However, the spacers on a high resolution TFT display device is formed by an expensive, high-precision exposure machine. Therefore, the second method of fabricating spacers has higher cost than the first method.
The present invention provides a simple, cheap and accuracy method of fabricating on-chip spacers on high dpi TFT display devices to mitigate or obviate the aforementioned problems.
An objective of the present invention is to provide a simple method of fabricating on-chip spacers on a TFT display device to decrease fabricating cost of the on-chip spacer and the TFT display device.
Another objective of the present invention is ensure that display quality of the TFT display device is not degraded by the spacer being positioned on an opaque region of a TFT panel.
Other objectives, advantages and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.
With reference to
With reference to
In
In
In
In
In
Based on the forgoing description, the opaque grid (101) is used as a mask (30) in one exposure process to limit locations of the on-chip spacers (40) to the opaque grid (101). Therefore, the on-chip spacers (40) cannot be formed in the windows (100), as shown in
Since the method of forming on-chip spacers (40) in accordance with the present invention is dependent on the combination of two exposure processes, the order in which
Further, an organic or inorganic transparent layer can be applied between the photoresist (20) and the TFT driving circuit (12). The organic or inorganic transparent layer is transferred to the on-chip spacer by the photoresist (20), which is processed by the forgoing steps and an etching process. That is, the method further has steps of removing the organic or inorganic transparent layer except portions covered by the photoresist (20) and removing the unexposed photoresist (23) from the residual organic or inorganic transparent layer to form on-chip spacers.
The on-chip spacers are located in the opaque grid by the TFT driving circuit, so that the method in accordance with the present invention can be applied to a high dpi TFT panel. Since the method does not require an expensive and accurate exposure machine to from on-chip spacers, the method fabricates on-chip spacers at a low cost.
With reference to
(a) preparing a temporary substrate (70) adapted to form semiconductors with good electric characteristics;
(b) forming an etching stop layer (13) on the temporary substrate (70);
(c) forming semiconducting films (121a) on the etching stop layer (13) to define a drain, a source and an active region;
(d) forming gate oxide layers (121b) on the semiconducting films (121a) to complete TFTs (121);
(e) forming pixel electrodes (124) on the etching stop layer (13) adjacent to the TFTs (121);
(f) forming a first metal layer (123) on the gate oxide layer (121b);
(g) covering the first metal layer (123), gate oxide layer (121b) and pixel electrodes (124) with an inner layer (14);
(h) forming a second metal layer (122) through the inner layer (14) and the gate oxide layer (121b) to connect to the pixel electrode (124) to the semiconducting layer (121a) and to connect adjacent TFTs (121).
(i) covering the second metal layer (122) and inner layer (14) with a passivation layer (15);
(j) bonding a display panel (11) on the passivation layer (15); and
(k) removing the temporary substrate (70) and portions of the etching stop layer (13) to expose the pixel electrode (124).
Using the temporary substrate forms the TFT driving circuit with good electric characteristics and then a display panel is bonded on the TFT driving circuit film by the transferring step to complete the TFT panel. Therefore, the TFT panel can have TFTs with good electric characteristics. In addition, the pixel electrodes are directly formed on the etching stop layer not on passivation layer, so a bottom face of each pixel electrode on the etching stop layer is flatter than on the passivation layer. Thus, the TFT panel with the flat exposed faces of the pixel electrodes has a good display quality.
Even though numerous characteristics and advantages of the present invention have been set forth in the foregoing description, together with details of the structure and function of the invention, the disclosure is illustrative only, and changes may be made in detail, especially in matters of shape, size, and arrangement of parts within the principles of the invention to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.
标题 | 发布/更新时间 | 阅读量 |
---|---|---|
半导体管芯与导电柱的形成方法 | 2020-08-13 | 2 |
蚀刻方法及蚀刻处理装置 | 2021-02-13 | 1 |
肟酯光敏引发剂 | 2021-12-30 | 1 |
Cleaning liquid for semiconductor elements and cleaning method using same | 2020-07-02 | 1 |
Systems And Methods For Determination of Focus And Telecentricity, Amelioration of Metrology Induced Effects And Application to Determination Of Precision Bossung Curves | 2022-08-11 | 1 |
Photomask and method of manufacturing the same | 2023-02-10 | 1 |
반도체 장치의 제조방법 | 2021-06-04 | 1 |
반도체 장치 및 그 제조 방법 | 2021-07-20 | 1 |
블랭크마스크 및 이를 이용한 포토마스크 제조방법 | 2021-08-22 | 1 |
FABRICATION OF HIGH ASPECT RATIO FEATURES IN A GLASS LAYER BY ETCHING | 2021-04-02 | 1 |
高效检索全球专利专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。
我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。
专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。