专利汇可以提供SOLAR CELL ELEMENT专利检索,专利查询,专利分析的服务。并且A solar cell element of the present invention comprises a silicon substrate 1 having a plurality of recessed portions 11 in one main surface; a passivation layer 9 that is disposed on the one main surface of the silicon substrate 1 and has holes 91 in positions corresponding to the recessed portions 11; a first conductive portion 13 disposed in each of the holes 91 in the passivation layer 9; an electrode that is disposed on the passivation layer 9, is connected to the first conductive portion 13, and contains aluminum; a second conductive portion 14 that is connected to each of the silicon substrate 1 and the first conductive portion 13 while being disposed in each of the recessed portions 11 of the silicon substrate 1, and contains aluminum and silicon; and a void that is located in each of the recessed portions 11 of the silicon substrate 1 and does not include the second conductive portion 14 disposed therein.,下面是SOLAR CELL ELEMENT专利的具体信息内容。
The present invention relates to a solar cell element.
A passivated emitter and rear cell (PERC) structure has been known as one of structures of a solar cell element (see Japanese Patent Application Laid-Open No.
When the conductive paste is fired to form the electrode, a diffusion rate of silicon into aluminum at firing temperature is higher than a diffusion rate of aluminum into silicon. For this reason, voids are likely to be formed in a contact surface between the silicon substrate and the electrode.
Thus, a solar cell element in which the voids are filled with an aluminum-silicon alloy by using the conductive paste to which aluminum-silicon alloy powder and silicon powder are added has been proposed (see Japanese Patent Application Laid-Open No.
However, when the voids are filled with the aluminum-silicon alloy, stress concentration is likely to occur at a boundary portion between the aluminum-silicon alloy and the silicon substrate due to a difference in coefficient of thermal expansion between the aluminum-silicon alloy and the silicon substrate. This may result in a crack in the silicon substrate and a decrease in output of the solar cell element.
One object of the present invention is to provide a solar cell element having excellent reliability while maintaining efficiency of photoelectric conversion.
To solve the problems above, a solar cell element according to one aspect of the present invention comprises: a silicon substrate having a plurality of recessed portions in one main surface; a passivation layer that is disposed on the one main surface of the silicon substrate and has holes in positions corresponding to the recessed portions; a first conductive portion disposed in each of the holes in the passivation layer; an electrode that is disposed on the passivation layer, is connected to the first conductive portion, and contains aluminum; a second conductive portion that is connected to each of the silicon substrate and the first conductive portion while being disposed in each of the recessed portions of the silicon substrate, and contains aluminum and silicon; and a void that is located in each of the recessed portions of the silicon substrate and does not include the second conductive portion disposed therein.
The solar cell element having the above-mentioned configuration has the excellent reliability while maintaining the efficiency of photoelectric conversion.
An embodiment of a solar cell element according to the present invention will be described below in detail with reference to the drawings. The drawings are schematically illustrated.
As illustrated in
One example of the solar cell element that includes a p-type silicon substrate as the silicon substrate 1 (or the first semiconductor layer 2) will be described below. A polycrystalline or monocrystalline substrate may be used as the silicon substrate 1. For example, a substrate having a thickness of less than or equal to 250 µm, or a thin substrate having a thickness of less than or equal to 150 µm may be used as the silicon substrate 1. The silicon substrate 1 may have any shapes. The first semiconductor layer 2 can have the p-type by impurities, such as boron and gallium, contained as dopant elements in the silicon substrate 1.
The second semiconductor layer 3 is laminated on, for example, the first main surface 1a side of the first semiconductor layer 2. The second semiconductor layer 3 has a conductivity type (n-type in the present embodiment) reverse to the conductivity type of the first semiconductor layer 2. A p-n junction is formed between the first semiconductor layer 2 and the second semiconductor layer 3. The second semiconductor layer 3 can be formed by impurities, such as phosphorus, contained as dopant elements on the first main surface 1a side of the silicon substrate 1.
As illustrated in
The antireflection layer 5 reduces the reflectivity of light emitted to the first main surface 10a of the solar cell element 10. For example, the antireflection layer 5 may be formed of an insulating layer such as a silicon oxide layer, an aluminum oxide layer, and a silicon nitride layer, or formed of a laminated film of those films. The antireflection layer 5 may appropriately have the refractivity and thickness capable of achieving conditions of low reflection for light of sunlight in a range of wavelengths that may be absorbed by the silicon substrate 1 to contribute to electric power generation. For example, the antireflection layer 5 can have the refractivity of about 1.8 to 2.5 and the thickness of about 20 to 120 nm.
The third semiconductor layer 4 is disposed on the second main surface 1b side of the silicon substrate 1 and has the same conductivity type (p-type in the present embodiment) as the conductivity type of the first semiconductor layer 2. The third semiconductor layer 4 contains the dopant at a concentration higher than a concentration of the dopant contained in the first semiconductor layer 2. The third semiconductor layer 4 has the dopant elements at a concentration higher than a concentration of the dopant elements of the first semiconductor layer 2. The third semiconductor layer 4 forms an internal field on the second main surface 1b side of the silicon substrate 1. Thus, a decrease in efficiency of photoelectric conversion due to recombination of minority carriers is less likely to occur in the third semiconductor layer 4 near the surface of the second main surface 1b of the silicon substrate 1. The third semiconductor layer 4 can be formed by, for example, diffusing the dopant elements such as boron and aluminum to the second main surface 1b side of the silicon substrate 1. The first semiconductor layer 2 and the third semiconductor layer 4 can contain the dopant elements at the concentration of 5 × 1015 to 1 × 1017 atoms/cm3 and the concentration of 1 × 1018 to 5 × 1021 atoms/cm3, respectively.
The front electrode 6 is located on the first main surface 1a side of the silicon substrate 1. As illustrated in
The back electrode 7 is disposed on the second main surface 1b side of the silicon substrate 1. As illustrated in
The first back electrode 7a over the second main surface 1b of the silicon substrate 1 is used to take the electricity obtained from the photoelectric conversion out of the solar cell element 10. The first back electrode 7a has a thickness of about 10 to 30 µm and a width of about 1 to 7 mm. The first back electrode 7a contains silver as the main component. The first back electrode 7a can be formed by, for example, firing a second silver paste that contains silver as the main component and has been applied into a desired shape by screen printing.
The second back electrode 7b over the second main surface 1b of the silicon substrate 1 is used to collect the electricity obtained from the photoelectric conversion from the silicon substrate 1, and is disposed so as to be electrically connected to the first back electrodes 7a. It suffices that at least part of the first back electrode 7a is electrically connected to the second back electrode 7b. The second back electrode 7b has a thickness of about 15 to 50 µm. For example, the second back electrode 7b is formed substantially on the entire surface of the second main surface 1b of the silicon substrate 1 except for parts of regions where the first back electrodes 7a are formed. The second back electrode 7b is electrically connected to the silicon substrate 1 through a below-mentioned first conductive portion 13 located in each hole 91 that penetrates part of the below-mentioned passivation layer 9. The second back electrode 7b may comprise a plurality of second back electrodes 7b having the linear shape, for example. In this case, the plurality of second back electrodes 7b, for example, have a width of about 100 to 500 µm and are disposed at an interval of about 1 to 3 mm in the short-side direction.
The second back electrode 7b contains aluminum as the main component. The second back electrode 7b can be formed by, for example, firing, according to a predetermined temperature profile, an aluminum paste that contains aluminum as the main component and has been applied into a desired shape with a desired thickness.
The passivation layer 9 is disposed on the second main surface 1b of the silicon substrate 1. The passivation layer 9 reduces a defect level that causes recombination of the minority carriers at an interface between the silicon substrate 1 and the passivation layer 9. For example, the passivation layer 9 is formed of an insulating layer such as a silicon oxide layer, an aluminum oxide layer, and a silicon nitride layer, or formed of a laminated film of those films. The passivation layer 9 has a thickness of about 10 to 200 nm.
If the first semiconductor layer 2 is a p-type layer, materials having a fixed negative charge, such as aluminum oxide formed by atomic layer deposition (ALD), are suitable for the passivation layer 9. In this case, an electric field effect causes electrons, which are the minority carriers, to move away from the interface between the silicon substrate 1 and the passivation layer 9, to thereby reduce recombination of the minority carriers at the interface. For the same reason, if the first semiconductor layer 2 is an n-type layer, a film having a fixed positive charge, such as silicon nitride formed by plasma enhanced chemical vapor deposition (PECVD), is preferably used.
To collect the electricity from the silicon substrate 1 by the second back electrode 7b, the second back electrode 7b and the silicon substrate 1 need to be electrically connected to each other through the holes 91 that penetrate parts of the regions of the passivation layer 9. Thus, the second back electrode 7b may be formed on the passivation layer 9 on the second main surface 1b of the silicon substrate 1 after the holes 91 that penetrate the passivation layer 9 are formed in the passivation layer 9 by, for example, irradiation with laser beams or etching. The holes 91 may have shapes of dots (broken lines) arranged discontinuously or shapes of solid lines arranged continuously. It suffices that the holes 91 (first holes 91 a) have a diameter (or a width) of about 10 to 150 µm and a pitch of about 0.05 to 2 mm.
In the present embodiment, it suffices that the passivation layer 9 is disposed at least on the second main surface 1b of the silicon substrate 1. Note that the passivation layer 9 may also be disposed on the first main surface 1a and on the side surfaces of the silicon substrate 1.
As illustrated in
A void 12 and a second conductive portion 14 that contains aluminum and silicon are disposed between the recessed portion 11 of the silicon substrate 1 and the passivation layer 9 having the hole 91. The second conductive portion 14 is connected to each of the silicon substrate 1 and the first conductive portion 13. The second conductive portion 14 is preferably disposed between the wall surface of the recessed portion 11 and the passivation layer 9 to contact both of the silicon substrate 1 and the passivation layer 9.
The void 12 is located in the recessed portion 11 of the silicon substrate 1 and located in a portion where the second conductive portion 14 is not disposed. The void 12 may also be disposed on a bottom portion 11b of the recessed portion 11.
All of the recessed portion 11, the void 12, and the second conductive portion 14 may be formed simultaneously with the formation of the second back electrode 7b. Note that part of the recessed portion 11 may be separately formed by a laser. As described above, the second back electrode 7b is formed by firing, according to the predetermined temperature profile, the aluminum paste that has been applied into the desired shape with the desired thickness. The applied aluminum paste contacts the silicon substrate 1 through the holes 91 serving as contact holes formed in the passivation layer 9. The second back electrode 7b that contains aluminum is formed by firing the aluminum paste according to the predetermined temperature profile having a maximum temperature greater than or equal to the melting point of aluminum. Then, interdiffusion occurs between aluminum in the aluminum paste and the silicon substrate 1. At this time, the third semiconductor layer 4 in which aluminum is diffused at a concentration higher than the concentration in the first semiconductor layer 2 and the second conductive portion 14 that contains aluminum and silicon are formed in the silicon substrate 1. Herein, a eutectic point of the aluminum-silicon alloy is lower than the melting points of aluminum and silicon. Thus, the aluminum-silicon alloy melts once and then solidifies again during firing of the aluminum paste. In this case, an amount of diffusion of silicon into aluminum is greater than an amount of diffusion of aluminum into silicon. The recessed portion 11 is formed in the surface of the silicon substrate 1, and the void 12 is formed between the silicon substrate 1 and the passivation layer 9, depending on the difference in the amount of diffusion. The aluminum-silicon alloy then solidifies while contacting both of the silicon substrate 1 and the passivation layer 9, to thereby form the second conductive portion 14.
For example, as illustrated in
In this manner, the second conductive portion 14 contacts both of the silicon substrate 1 and the passivation layer 9 to obtain excellent electrical contact between the silicon substrate 1 and the second back electrode 7b. Thus, the solar cell element having a high efficiency of photoelectric conversion can be provided. The reason is that the passivation layer 9 contacts the molten aluminum-silicon alloy to reduce insulation resistance of the passivation layer 9. Alternatively, the conceivable reason is that electrical continuity can be achieved between the second conductive portion 14 and the second back electrode 7b through the first conductive portion 13 disposed in the hole 91 in the passivation layer 9.
In the solar cell element 10 in the present embodiment, the region in the recessed portion 11 is not completely filled with the second conductive portion 14, and the void 12 is located in the region where the second conductive portion 14 is not located. Thus, stress concentration due to a difference in coefficient of thermal expansion between the second conductive portion 14 and the silicon substrate 1 can be reduced even in a change in temperature under hostile environments. Therefore, a crack such as a microcrack is less likely to occur in the silicon substrate 1, so that the solar cell element 10 having excellent long-term reliability can be provided.
The recessed portion 11 has an opening 11 a on the passivation layer 9 side. The size (opening area or maximum opening length in section) of the opening of the recessed portion 11 is usually greater than the size (opening area or maximum opening length in section) of the hole 91 (first hole 91 a) in the passivation layer 9, but may be smaller. For example, the opening 11 a of the recessed portion 11 has a diameter (or a width) of about 5 to 200 µm while the hole 91 (first hole 91 a) has a diameter (or a width) of about 10 to 150 µm. Note that if the size of the opening 11a is greater than the size of the hole 91, space having a sufficient volume for the void 12 and the second conductive portion 14 to coexist is formed between the recessed portion 11 and the passivation layer 9. The opening area and the maximum opening length can be measured by, for example, observing the opening 11 a of the recessed portion 11 or the hole 91 with an optical microscope or an electron microscope after removal of the back electrode 7 and the passivation layer 9, or the back electrode 7. Alternatively, the relevant portion after sampling can be measured by, after being embedded in resin and being properly cross-sectional polished, being observed with the optical microscope or the electron microscope.
If the volume of the second conductive portion 14 is smaller than the volume of the void 12 between the recessed portion 11 and the passivation layer 9, stress concentration at the boundary portion between the second conductive portion 14 and the silicon substrate 1 can be further reduced. The recessed portion 11 has a depth of about 5 to 50 µm.
The second conductive portion 14 may be continuously located from the opening 11 a of the recessed portion 11 to the lower portion of the hole 91 in the passivation layer 9. Thus, paths of the electrical contact between the second conductive portion 14 and the second back electrode 7b further increase in number, so that the reliability of the solar cell element 10 further increases.
As illustrated in
As illustrated in
As illustrated in
The recessed portion 11 as illustrated in
Next, each step of a method for manufacturing the solar cell element 10 will be described in detail.
The silicon substrate 1 illustrated in
First, the ingot of polycrystalline silicon is manufactured by, for example, casting. It suffices that the ingot has a resistivity of about 1 to 5 Ω·cm. Boron, for example, may be added as dopant elements. The ingot is then cut into slices having a thickness of, for example, less than or equal to 250 µm with a wire saw device to manufacture the silicon substrate 1. Subsequently, a mechanically damaged layer and a polluted layer of a cut surface of the silicon substrate 1 are cleaned. For cleaning, the surface of the silicon substrate 1 may be extremely slightly etched with an aqueous solution of NaOH, KOH, hydrofluoric acid, hydrofluoric-nitric acid, or the like.
Next, as illustrated in
Next, as illustrated in
In the step of forming the second semiconductor layer 3, if the second semiconductor layer 3 is also formed on the second main surface 1b side, only the second semiconductor layer 3 formed on the second main surface 1b side is removed by etching. Consequently, the conductive region of the p-type is exposed from the second main surface 1b. For example, only the second main surface 1b side of the silicon substrate 1 is immersed in a hydrofluoric-nitric acid solution to remove the second semiconductor layer 3 formed on the second main surface 1b side. Subsequently, PSG adhering to the first main surface 1a side of the silicon substrate 1 when the second semiconductor layer 3 is formed is removed by etching. At this time, the second semiconductor layer 3 formed on the side surfaces of the silicon substrate 1 may be removed together.
In the step of forming the second semiconductor layer 3 described above, first, a diffusion mask is formed on the second main surface 1b side. The second semiconductor layer 3 is then formed by the vapor thermal diffusion process or the like. Even if the diffusion mask is subsequently removed, the second semiconductor layer 3 having the same structure as described above can be formed. In this case unlike the description above, the second semiconductor layer 3 is not formed on the second main surface 1b side, thereby eliminating the need for the step of removing the second semiconductor layer 3 on the second main surface 1b side.
As described above, the second semiconductor layer 3, which is the n-type semiconductor layer, is disposed on the first main surface 1a side. Thus, the polycrystalline silicon substrate 1 that includes the first semiconductor layer 2 having the texture on its surface can be prepared.
Next, as illustrated in
First, ALD or PECVD, for example, is used as the technique for forming the passivation layer 9. At this time, the passivation layer 9 may be formed on the first main surface 1a of the first semiconductor layer 2 and on the entire periphery including the side surfaces of the silicon substrate 1.
In the step of forming the passivation layer 9 by ALD, first, the silicon substrate 1 on which the second semiconductor layer 3 is formed is placed in a chamber of a deposition device. While the silicon substrate 1 is heated in a temperature range of 100 to 250°C, steps of supplying an aluminum raw material, removing exhaust air of the aluminum raw material, supplying an oxidizing agent, and removing exhaust air of the oxidizing agent are each repeated for multiple times. Consequently, the passivation layer 9 made of aluminum oxide is formed on the silicon substrate 1. For example, trimethyl aluminum (TMA), triethyl aluminum (TEA), or the like may be used as the aluminum raw material in ALD. For example, water, ozone gas, or the like may be used as the oxidizing agent.
A silicon nitride film or a silicon oxide film may be further formed on aluminum oxide formed on the second main surface 1b by a technique such as PECVD. This can thus form the passivation layer 9 having the function of interface passivation achieved by aluminum oxide and the function as a protective film achieved by silicon nitride and silicon oxide.
The passivation film 9 has holes 91 that allow electrical connection between the back electrode 7 and the silicon substrate 1. The holes 91 can be formed by, for example, irradiation with laser beams or etching with a patterned etching mask.
Next, the antireflection layer 5 formed of the silicon nitride film is formed on the second semiconductor layer 3 on the first main surface 1a side of the silicon substrate 1. The antireflection film 5 is formed by, for example, PECVD or sputtering. For PECVD, the silicon substrate 1 is heated in advance at a temperature higher than a temperature during deposition. Subsequently, the heated silicon substrate 1 is supplied with a mixed gas of silane (SiH4) and ammonia (NH3), which is diluted with nitrogen (N2). The mixed gas breaks down into plasma by glow discharge, reacts at a reaction pressure of 50 to 200 Pa, and is deposited, so that the antireflection layer 5 can be formed. The deposition temperature at this time is assumed to be about 350 to 650°C. A frequency of a high-frequency power supply needed for the glow discharge is 10 to 500 kHz.
A flow of gas is appropriately determined depending on the size of a reaction chamber. For example, the flow of gas is preferably within a range of 150 to 6000 sccm, and it suffices that a flow ratio B/A between a flow A of silane and a flow B of ammonia is 0.5 to 15.
Next, as illustrated in
The front electrode 6 is formed by using the metal paste (first silver paste) that contains, for example, metal powder containing silver as the main component, an organic vehicle, and glass frits. First, the first silver paste is applied to the first main surface 1a of the silicon substrate 1. Subsequently, the first silver paste is fired for about a few tens of seconds to a few tens of minutes at a maximum temperature in a range of 600 to 850°C, to thereby form the front electrode 6. Screen printing or the like can be used as the application technique. After the application, the solvent may transpire at a predetermined temperature to dry. The front electrode 6 includes the first front electrode 6a and the second front electrode 6b that can be formed in a one step by using screen printing.
The first back electrode 7a is formed by using the metal paste (second silver paste) that contains, for example, metal powder containing silver as the main component, an organic vehicle, and glass frits. For example, screen printing or the like can be used as the technique for applying the second silver paste. After the application, the solvent may transpire at a predetermined temperature to dry. The silicon substrate 1 to which the second silver paste is applied is fired for about a few tens of seconds to a few tens of minutes on condition that a maximum temperature is in a range of 600 to 850°C in a firing furnace. Consequently, the first back electrode 7a is formed on the second main surface 1b side of the silicon substrate 1.
The second back electrode 7b is formed by using the metal paste (aluminum paste) that contains metal powder containing aluminum as the main component, an organic vehicle, and glass frits. The aluminum paste is applied to the second main surface 1b so as to contact a part of the second silver paste that has been previously applied. At this time, the aluminum paste may be applied to almost the entire surface of the portion of the second main surface 1b where the first back electrode 7a is not formed. Screen printing or the like can be used as the application technique. After the application, the solvent may transpire at a predetermined temperature to dry. The silicon substrate 1 to which the aluminum paste is applied is fired for about a few tens of seconds to a few tens of minutes on condition that a maximum temperature is in a range of 600 to 850°C in a firing furnace, to thereby form the second back electrode 7b on the second main surface 1b side of the silicon substrate 1.
The third semiconductor layer 4, the recessed portion 11, the void 12, the first conductive portion 13, and the second conductive portion 14 are formed upon the formation of the second back electrode 7b. The applied aluminum paste contacts the second main surface 1b of the silicon substrate 1 in the holes 91 serving as the contact holes formed in the passivation layer 9. The second back electrode 7b that contains aluminum is formed by firing the aluminum paste according to the predetermined temperature profile having the maximum temperature greater than or equal to the melting point of aluminum.
The shape and the size of the third semiconductor layer 4, the recessed portion 11, the void 12, and the second conductive portion 14 can be adjusted depending on the composition and the condition of printing (such as an applied thickness) of the aluminum paste. The amount of diffusion of silicon into aluminum is greater than the amount of diffusion of aluminum into silicon. Thus, the recessed portion 11 is formed in the surface of the silicon substrate 1 so as to face the hole 91 in the passivation layer 9. At this time, if the time for diffusion is short and the amount of diffusion of silicon into aluminum is considerably great, the second conductive portion 14 is not formed in the recessed portion 11, and only the void 12 surrounded by the recessed portion 11 and the passivation layer 9 is formed. The present embodiment adopts a technique for adding silicon or an aluminum-silicon alloy to the aluminum paste, a technique for reducing an applied thickness of the aluminum paste, or a technique for reducing a rate of temperature rise. Such a technique makes silicon less likely to be diffused from the silicon substrate 1 into the electrode that contains aluminum. Both of the void 12 and the second conductive portion 14 can be formed in the recessed portion 11. Further, silicon is less likely to be diffused from the silicon substrate 1 into the electrode that contains aluminum, allowing for an increase in the region of the second conductive portion 14 occupying the recessed portion 11.
The conceivable reason why the second conductive portion 14 in contact with both of the recessed portion 11 and the passivation layer 9 is formed is that the aluminum-silicon alloy, which is molten liquid during firing, easily contacts both of the recessed portion 11 and the passivation layer 9 due to the influence of the surface tension and solidifies while contacting them. As illustrated in
The second conductive portion 14 illustrated in
The second conductive portion 14 illustrated in
The second conductive portion 14 illustrated in
The solar cell element 10 can be manufactured in the steps described above.
The first back electrode 7a may be formed after the second back electrode 7b is formed. The first back electrode 7a may directly contact the silicon substrate 1 or the passivation layer 9 may be disposed between the first back electrode 7a and the silicon substrate 1.
The respective conductive paste may be fired at the same time after application of the respective conductive paste to form the front electrode 6, the first back electrode 7a, and the second back electrode 7b. This increases productivity and reduces thermal history of the silicon substrate 1, so that the output characteristics of the solar cell element 10 can improve.
An example that gives a concrete form to the above-mentioned embodiment will be described below. First, a plurality of silicon substrates 1 each including a p-type first semiconductor layer 2 were used as semiconductor substrates. The silicon substrates 1 were polycrystalline silicon substrates each having a square shape with one side of about 156 mm in plan view and each having a thickness of about 200 µm. The silicon substrates 1 were etched with a NaOH aqueous solution and then cleaned. The silicon substrates 1 were processed in such a manner below.
First, a texture was formed on first main surfaces 1a side of the silicon substrates 1 by RIE.
Next, PSG was formed on the surfaces of the silicon substrates 1 and phosphorus was diffused from PSG by a vapor thermal diffusion process in which POCl3 (phosphorus oxychloride) in gaseous form was a source of diffusion. A second semiconductor layer 3 of an n-type was thus formed so as to have a sheet resistance of about 90 Ω/□. After the second semiconductor layer 3 formed on second main surfaces 1b side of the silicon substrates 1 was removed with a hydrofluoric-nitric acid solution, PSG was removed by etching with a hydrofluoric acid solution.
Next, aluminum oxide was formed on the second main surfaces 1b side of the silicon substrates 1 by ALD, and silicon nitride having the function as a protective film was formed on aluminum oxide by plasma CVD, to thereby form a passivation layer 9 having a laminated structure.
Herein, the silicon substrates 1 were placed in a chamber of a deposition device to maintain a temperature of the surfaces of the silicon substrates 1 at about 100 to 200°C. Then, TMA was used as an aluminum raw material, and ozone gas was used as an oxidizing agent to form aluminum oxide having a thickness of about 30 nm.
Subsequently, an antireflection layer 5 made of silicon nitride was formed on the first main surfaces 1a of the silicon substrates 1 by plasma CVD.
Next, the passivation layer 9 was irradiated with laser beams to have a plurality of holes 91.
A silver paste was applied to the pattern of the front electrode 6 illustrated in
In an example, the aluminum paste did not contain glass powder and contained 40 parts by mass of powder of the 80 mass% aluminum-20 mass% silicon alloy and 2 parts by mass of silicon powder for 100 parts by mass of aluminum powder. The aluminum paste was then printed so as to have a thickness of about 30 µm on average. The aluminum paste was fired on condition that the aluminum paste had a region at a rate of temperature rise of 80°C/sec. Consequently, the solar cell element 10 including a void 12 and a second conductive portion 14 in the recessed portion 11 as illustrated in
On the other hand, in a comparative example, an aluminum paste contained 7 parts by mass of glass powder, 400 parts by mass of powder of a 75 mass% aluminum-25 mass% silicon alloy, and 33 parts by mass of silicon powder for 100 parts by mass of aluminum powder. The aluminum paste was then printed so as to have a thickness of about 30 µm on average. The aluminum paste was fired on condition that the aluminum paste had a region at a rate of temperature rise of 76°C/sec. Consequently, a solar cell element 10 in which the void 12 was not formed in the recessed portion 11 was manufactured.
Next, an initial maximum output (hereinafter referred to as Pm) of the solar cell element 10 in each of an example and a comparative example was measured. The measurement was executed under a condition of AM (air mass) 1.5 and 100 mW/cm2 in accordance with JIS C 8913. Solar cell modules including each of the solar cell elements 10 in an example and a comparative example were manufactured for a reliability test. The solar cell modules were put in a thermo-hygrostat having a temperature of 125°C and a humidity of 95% to measure a rate of decrease of output from Pm after 150 hours and 450 hours. The measurement result of Pm of the solar cell element 10 in an example was normalized, assuming that the measurement result thereof in a comparative example was 100. Pm of the solar cell element 10 in an example was 100 on average.
The rate of decrease of output of the solar cell module in an comparative example was 3% after 150 hours and 10% after 450 hours. In contrast, the rate of decrease of output of the solar cell module in an example was 2% after 150 hours and 5% after 450 hours. The conceivable reason why the results above were obtained is that the void 12 formed in the recessed portion 11 caused stress concentration on the silicon substrate 1 due to the difference in coefficient of thermal expansion between the silicon substrate 1 and the second conductive portion 14 to decrease.
1a: first main surface
1b: second main surface
6a: first front electrode
6b: second front electrode
6c: third front electrode
7a: first back electrode
7b: second back electrode
91: hole
91a: first hole
91b: second hole
10a: first main surface
10b: second main surface
标题 | 发布/更新时间 | 阅读量 |
---|---|---|
一种电解液和锂离子电池 | 2020-05-08 | 567 |
一种提高镀覆金刚石在线锯生产过程中上砂均匀性的方法 | 2020-05-08 | 177 |
一种D-A体系电子传输层及其制备方法与应用 | 2020-05-08 | 847 |
薄膜晶体管及薄膜晶体管的制备方法 | 2020-05-11 | 28 |
微酸性镉污染农田土壤修复用钝化剂及其修复方法 | 2020-05-08 | 655 |
碱金属离子钝化表面缺陷的钙钛矿纳米晶及其制备与应用 | 2020-05-08 | 201 |
一种单晶硅SE-PERC太阳能电池制造方法 | 2020-05-08 | 367 |
一种立体式水生植物种植器 | 2020-05-08 | 533 |
液晶显示装置 | 2020-05-08 | 573 |
一种三轴极坐标锯切机用的防护装置 | 2020-05-08 | 163 |
高效检索全球专利专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。
我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。
专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。