| 序号 | 专利名 | 申请号 | 申请日 | 公开（公告）号 | 公开（公告）日 | 发明人 |
|---|---|---|---|---|---|---|
| 81 | Signal amplification for a semiconductor device | JP2009059951 | 2009-03-12 | JP5252212B2 | 2013-07-31 | 正和 溝神; 隆也 丸山; 和明 堀 |
| 82 | Low noise amplifier | JP2008542908 | 2006-11-28 | JP4951002B2 | 2012-06-13 | クラン オリヴィエ |
| 83 | Variable gain amplifier and a differential amplifier | JP2006152715 | 2006-05-31 | JP4662888B2 | 2011-03-30 | 耕一郎 山口 |
| 84 | Semiconductor device for signal amplification | JP2009059951 | 2009-03-12 | JP2010213222A | 2010-09-24 | MIZOKAMI MASAKAZU; MARUYAMA TAKANARI; HORI KAZUAKI |
| <P>PROBLEM TO BE SOLVED: To accomplish a semiconductor device for transmission signal amplification, which has a micro resolution, a high dynamic range and a small occupancy area and small power consumption. <P>SOLUTION: An input signal amplitude is reduced by 1/2 time every time by a ladder network (40), and a transconductance amplifier stage (43) is disposed corresponding to each ladder network. Outputs of the transconductance amplifier stages 43 are coupled in common to an output signal line (48). The transconductance stage is selectively enabled in accordance with a control word WC <21:0>, and output currents appearing on the output signal line are added. <P>COPYRIGHT: (C)2010,JPO&INPIT | ||||||
| 85 | Low noise amplifier | JP2008219441 | 2008-08-28 | JP2010056860A | 2010-03-11 | YAMAGUCHI KOICHIRO |
| <P>PROBLEM TO BE SOLVED: To provide a low noise amplifier having a wide operating frequency band and a high dynamic range. <P>SOLUTION: A transformer 25 having a secondary winding connected between an input terminal IN to which an input signal is applied and a positive differential output terminal PDO, and a primary winding connected between a negative differential output terminal NDO and an input node NI is provided as a feedback circuit between a cascode amplifier circuit, which includes transistors 27, 32 and a resistor 36, and an output circuit, which includes a transistor 37 and a constant current source 38. Selective use of a transformer whose leakage inductance L has a proper value as the feedback transformer 25 can achieve the low noise amplifier which has the wide operating frequency band and the high dynamic range. <P>COPYRIGHT: (C)2010,JPO&INPIT | ||||||
| 86 | Structure of distributed circular geometry power amplifier | JP2009182962 | 2009-08-06 | JP2010011469A | 2010-01-14 | AOKI ICHIRO; HAJIMIRI SEYED-ALI; RUTLEDGE DAVID B |
| PROBLEM TO BE SOLVED: To provide a distributed power amplifier topology and device, which efficiently and economically enhance the power output of an RF signal to be amplified. SOLUTION: The power amplifier includes a plurality of push-pull amplifiers mutually interconnected in a novel circular geometry, and preferably functions as a primary winding of an active element having signal inputs of adjacent amplification devices driven with an input signal of equal magnitude and opposite phase. The topology also discloses the use of a secondary winding 150 that matches the geometry of the primary winding and variations thereof that serve to efficiently combine the power of the individual power amplifiers. The novel architecture enables the design of low-cost, fully-integrated, high-power amplifiers in RF, microwave, and millimeter-wave frequencies. COPYRIGHT: (C)2010,JPO&INPIT | ||||||
| 87 | Low noise amplifier | JP2008542908 | 2006-11-28 | JP2009517953A | 2009-04-30 | クラン オリヴィエ |
| 本発明は、一次巻線段及び二次巻線段を有する変成器と、第１の増幅器と、帰還抵抗とを具える低雑音増幅器に関するものである。 前記二次巻線段は前記第１の増幅器の入力端に接続され、前記第１の増幅器の出力端は前記帰還抵抗及び前記変成器の一次巻線段に直列に接続されている。 | ||||||
| 88 | Apparatus and method for reducing interference | JP2007526280 | 2005-06-07 | JP2008501453A | 2008-01-24 | ウィリアム・ジェイムズ・ロス・ダンシース |
| 所望の信号における干渉を減少させる電子装置であって、（ａ）複数の測定信号線を具備し、各測定信号線はそれぞれの測定信号電極に接続され、（ｂ）１つまたは複数の基準信号線をさらに具備し、各基準信号線はそれぞれ１つまたは複数の基準電極に接続され、各測定信号線または各測定信号線グループは、それらの長さの実質的な部分についてそれぞれ基準信号線の１つと物理的にごく接近していることによって対応付けられ、各基準信号線における干渉信号を、測定信号線または測定信号線グループ／基準信号線の組において対応付けられた測定信号線における干渉信号から、または、測定信号線グループ内の各測定信号線における干渉信号から減算するための減算手段をさらに具備し、測定信号電極の少なくとも１つは、被験者と直接に電気的に接続して配置され、かつ基準信号電極の少なくとも１つは、被験者と直接に電気的に接触せず物理的にごく接近して配置される。 | ||||||
| 89 | Variable gain amplifier and differential amplifier | JP2006152715 | 2006-05-31 | JP2007324920A | 2007-12-13 | YAMAGUCHI KOICHIRO |
| PROBLEM TO BE SOLVED: To provide a variable gain amplifier capable of normally imposing a fixed negative feedback amount even when gain is changed; and obtaining broadband and stable amplification, a distortion characteristic, and an input reflection characteristic without neither increasing current consumption nor deteriorating an input reference noise index. SOLUTION: The variable gain amplifier 1 comprises transistors Tr 4, Tr 5 for gain control, whose respective emitters are connected to the collector of a Tr 3 for signal amplification the amplifier includes: a non-output side load 11 arranged between the collector of the Tr 5 for gain control and a power source, and being the same as an output load 6; a non-output side negative feedback passage F2 arranged between the terminal of the non-output load of the Tr 5 for gain control and an input terminal, and constituted by circuit shape and circuit constant the same as those of a negative feedback passage F1 arranged between the output terminal of the Tr 4 for gain control to the input terminal; and a current distribution circuit 17 for allowing a bias current relative to the negative feedback passage F1 and the non-output side negative feedback passage F2 to flow, by performing a distribution with the use of a ratio the same as the current distribution ratio of the Tr4, Tr 5 for gain control. COPYRIGHT: (C)2008,JPO&INPIT | ||||||
| 90 | Light receiving circuit | JP15957496 | 1996-06-20 | JP3858304B2 | 2006-12-13 | 一也 松本 |
| In order to compensate for deterioration in gain caused by decreases in signal source impedance on a higher frequency region, a frequency characteristic compensating inductor (7) is inserted between a light-receiving device (1) and its bias power supply (5). The light-receiving device (1) is connected to the bias power supply (5) by way of the inductor (7). By causing the resonance frequency determined by the inductor (7) and the parasitic capacitance and junction capacitance of device (1) to coincide in the vicinity of the upper limit frequency of the band of the optical receiver, the equivalent signal source impedance of the light-receiving device (1) can be enhanced, thus compensating for the decrease in gain of the receiver. |
||||||
| 91 | Amplifier for fm antenna | JP2001198825 | 2001-06-29 | JP2003017951A | 2003-01-17 | ISHIBAYASHI SHIYOUSHIRO |
| PROBLEM TO BE SOLVED: To provide an amplifier for an FM antenna with totally well-balanced, excellent input characteristics signal amplification and noise figure characteristics. SOLUTION: The amplifier for the FM antenna is provided with: a transformer T where an input terminal receiving a signal received by an FM antenna is connected to one end of a primary winding, power supply voltage is applied to one end of a secondary winding, and an optional midpoint of the secondary winding is connected to an output terminal; a plurality of, e.g. three FETs 21 to 23 whose sources are connected to the other end of the primary winding of the transformer T in parallel, whose drains are connected to the other end of the secondary winding of the transformer T in parallel, and whose gates are connected to ground. | ||||||
| 92 | 可変整合回路及び増幅器 | JP2013037685 | 2013-02-27 | JP6093594B2 | 2017-03-08 | 金丸 正樹 |
| 93 | 可変利得多段増幅器及び受信機 | JP2014040452 | 2014-03-03 | JP2015165639A | 2015-09-17 | 森下 陽平; 北村 遼; 齊藤 典昭 |
| 【課題】増幅器の性能の劣化を抑制して、増幅器の利得を制御できる可変利得多段増幅器を提供する。 【解決手段】複数段の増幅器が直列に接続され、入力信号を増幅する可変利得多段増幅器であって、複数段の増幅器のうち、最終段を含み連続する1つ以上の増幅器は、カスコード増幅器を含む、又は、複数の信号経路に分岐されて各信号経路において直列に配置される。 【選択図】図13 |
||||||
| 94 | Amplifier circuit and communication device | JP2009230807 | 2009-10-02 | JP5267407B2 | 2013-08-21 | 優 佐藤 |
| There is provided an amplifier circuit including: a first transistor (T1) having a source thereof connected to an input port (P1) and having a gate thereof grounded; a second transistor (T2) having a gate thereof grounded; a first inductor (L1) provided between a drain of the first transistor (T1) and a source of the second transistor (T2); and a second inductor (L2) provided between a drain of the second transistor (T2) and an output port (P2). | ||||||
| 95 | Techniques for improving the q of the balun load is applied | JP2011523120 | 2009-08-11 | JP5254446B2 | 2013-08-07 | ナラソング、チューチャーン; アニルッドハン、サンカラン |
| 96 | Rf power amplifier | JP2008290911 | 2008-11-13 | JP5247367B2 | 2013-07-24 | 将夫 近藤; 良国 松永; 健太 関; 智 櫻井 |
| A reduction is achieved in the primary-side input impedance of a transformer (voltage transformer) as an output matching circuit without involving a reduction in Q-factor. An RF power amplifier includes transistors, and a transformer as the output matching circuit. The transformer has a primary coil and a secondary coil which are magnetically coupled to each other. To the input terminals of the transistors, respective input signals are supplied. The primary coil is coupled to each of the output terminals of the transistors. From the secondary coil, an output signal is generated. The primary coil includes a first coil and a second coil which are coupled in parallel between the respective output terminals of the transistors, and each magnetically coupled to the secondary coil. By the parallel coupling of the first and second coils of the primary coil, the input impedance of the primary coil is reduced. | ||||||
| 97 | System and method for improving power efficiency of transmitter | JP2012176166 | 2012-08-08 | JP2013042495A | 2013-02-28 | ORIALI OMID; NEWMAN DAVID; MARK KIRSCHENMANN |
| PROBLEM TO BE SOLVED: To provide a system and method for improving power efficiency of a transmitter.SOLUTION: According to the present embodiments, a circuit includes a balun configured to receive a radio frequency (RF) signal in a first input port and a second input port of an input coil. The balun is further configured to output a RF signal in an output coil communicatably connected with the input coil. The circuit includes a supply voltage selection circuit configured to be connected with the input coil and regulate a bypass voltage in the input coil according to a power level of the RF signal received in the input coil. | ||||||
| 98 | Techniques for improving the q of the balun load is applied | JP2011523120 | 2009-08-11 | JP2012500520A | 2012-01-05 | アニルッドハン、サンカラン; ナラソング、チューチャーン |
| 【解決手段】負荷ステージが設けられたバランの線質係数（Ｑ）を向上させる技術。 実施形態において、バラン２次（シングルエンド）素子（１０１）の接地ノード（１０１．２ｂ）は、共通接地ノード（３００ａ）を介して増幅器段（２００）のソースノード（２００ｂ）に接続される。 その接続は、任意の寄生素子を最小にするため物理的に短くされ得る。 他の実施形態では、共通接地ノード（３００ａ）は、ピーキングインダクタ（３００）を介してオフチップ接地ノードに結合され得る。 オンチップに実装され得るそのピーキングインダクタは、例えば巻線インダクタンスであり、オフチップの場合では、ボンディングワイヤとして用いられる。
【選択図】図３Ａ |
||||||
| 99 | Multi-mode configurable transmitter circuit | JP2011521378 | 2009-08-03 | JP2011530241A | 2011-12-15 | アニルッドハン、サンカラン; ナラソング、チューチャーン |
| 複数のモード及び／又は周波数帯をサポートするための送信機回路を構成するための方法及び装置。 一態様では、送信（ＴＸ）信号パス内のプリドライバ増幅器（ｐＤＡ）は、制御可能なスイッチによって選択的にバイパスされる。 スイッチは、送信機回路の動作のモードに基づいて制御されることができる。 ドライバ増幅器（ＤＡ）の出力を複数のオフチップコネクションの少なくとも１つに選択的に結合させるために、さらなる技術が開示され、各コネクションはＤＡ出力をオフチップコンポーネントのセットに結合させる。 | ||||||
| 100 | Apparatus and method for reducing interference | JP2007526280 | 2005-06-07 | JP4829231B2 | 2011-12-07 | ウィリアム・ジェイムズ・ロス・ダンシース |
QQ群二维码
意见反馈
意见反馈