首页 / 专利库 / 电脑图像 / 边缘检测 / Phase locked loop circuit

Phase locked loop circuit

阅读:443发布:2024-01-02

专利汇可以提供Phase locked loop circuit专利检索,专利查询,专利分析的服务。并且PURPOSE: To obtain a phase locked loop circuit capable of reducing the time till the synchronization is taken by matching the phase of a clock signal in response to a pulse signal received at first.
CONSTITUTION: A receiver 1 converts a received pulse signal 10 into a binary signal 11 and outputs the result. A 1st pulse detection circuit 4 receives an edge signal 12 outputted from an edge detection circuit 2 and an INFO 0 detection signal 13 outputted from an INFO 0 (state of no signal) detection circuit 3 and outputs a 1st pulse signal 14 upon the detection of a first reception input signal. On the other hand, a PLL circuit 5 generates a timing clock 15 based on the edge signal 12 and the clock signal 16 from the counter circuit 6. When the counter circuit 6 receives the 1st pulse signal 14 at the start of transmission, the signal is loaded to a frequency divider counter to make the phase of the received pulse signal 10 close to the phase of the phase locked loop circuit. Thus, the time till the phase locking is taken is reduced.
COPYRIGHT: (C)1990,JPO&Japio,下面是Phase locked loop circuit专利的具体信息内容。

高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈