首页 / 专利库 / 电路 / 栅极长度 / Manufacture of semiconductor device

Manufacture of semiconductor device

阅读:795发布:2024-02-24

专利汇可以提供Manufacture of semiconductor device专利检索,专利查询,专利分析的服务。并且PURPOSE: To simultaneously reduce both gate length and gate resistance, by a method wherein the boundary between a semiconductor active layer and an insulating layer is positioned in an aperture of photo resist subjected to gate-patterning.
CONSTITUTION: On a semiconductor active layer 2, an insulating layer 8 whose etching rate is different from that of the layer 2 is formed. A photo resist 9 is patterned, which is used as a mask, and the layer 8 is etched. Source.drain electrode metal 3
0 is stuck on the whole surface by a vacuum evaporation method or the like, and the insulating layer 8 is left between a source and a drain by a lift-off method. After photo resist 10 is patterned, the insulating film 8 is etched by using the photo resist 10 as a mask, and the photo resist 10 is eliminated. Thereby a part where the semiconductor active layer 2 is exposed and a part where the insulating layer 8 exists are formed between the source and the drain. Gate-patterning is performed by a photolithography technique. In this process, an aperture part of photo resist 5 is made to overlap with the end portion of the insulating layer 8, and the boundary between the semiconductor active layer 2 and the insulating layer 8 is positioned in the aperture.
COPYRIGHT: (C)1992,JPO&Japio,下面是Manufacture of semiconductor device专利的具体信息内容。

高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈