Decode circuit

阅读:86发布:2023-02-02

专利汇可以提供Decode circuit专利检索,专利查询,专利分析的服务。并且A decode circuit for use in a decoder employing switches such as complementary metal oxide semiconductor (CMOS) field effect transistors, utilizing cascaded (series-connected) switches of one channel type and a pair of cascoded (parallel-connected) switches of the opposite channel type. In the quiescent state the output lines of the decode circuits are clamped to ground to assure that substantially no power is dissipated. When the decoder system is in the select state, the output lines of the unselected decode circuits remain clamped to ground. The circuit has the advantage that it requires only a pair of cascoded switches plus a strobe switch connected in series with the data switches for operation. This results in a considerable savings of the devices required over prior art decode circuits of this type.,下面是Decode circuit专利的具体信息内容。

1. In a decoder for decoding multi-bit, parallel channel digital input signals into a plurality of single channel output signals for addressing a memory and including: a plurality of decode circuits, a plurality of input lines selectively connected to said decode circuits for operating a single decode circuit during a decode cycle and a control line for generating a signal determinative of the occurrence of said decode cycle, the improvement wherein each said decode circuit comprises: a set of cascaded field effect transistors of a first channel type; one of said transistors being rendered conductive by said control signal, the remainder of said transistors individually responsive to one of said input signals; said set connected between a first reference potential and said decode circuit output line; a pair of cascoded field effect transistors of a second channel type connected between said output line and a second reference potential; said first cascoded field effect transistor being rendered nonconductive by said control signal; said second cascoded transistor being held conductive by said first reference potential and exhibiting a low transconductance; whereby said first reference potential is connected to said output during a decode cycle when all of said cascaded field effect transistors are operated by said input signals, and said output line is clamped to said second reference potential Through said second cascoded transistor when said decode circuit is unselected.
2. A decoder as in claim 1 wherein said first cascoded transistor exhibits a large transconductance for rapidly discharging said output line when said cascaded transistors are rendered non-conductive.
说明书全文
高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈