首页 / 专利库 / 电缆,导体和接线 / 接线端子排 / Semiconductor device and manufacture thereof

Semiconductor device and manufacture thereof

阅读:90发布:2023-06-10

专利汇可以提供Semiconductor device and manufacture thereof专利检索,专利查询,专利分析的服务。并且PURPOSE: To enable easy positioning and alignment of connection parts and also highly accurate and small-sized packaging by a method wherein flat wiring terminals of a chip having larger dimensions and bumps of a chip having smaller dimensions are made to oppose to each other.
CONSTITUTION: A first chip 1 is a chip, which is provided on the side of a substrate, and has comparatively large dimensions, a row of bumps 3 is provided along the peripheral edge part of the chip 1 and a row of pads 5 is provided along the inside of the row of bumps. A second chip is chip, which is provided on the side (over the first chip) opposite to the chip 1 in the case of assembly, and is formed as a chip having dimensions smaller by the width of the bump region of the chip 1 compared to the chip 1. A row of bumps 4 is provided at positions, where pads (wiring terminals) are normally provided, along the peripheral edge of the second chip. A carrier chip 16 consists of a flexible insulator, penetrated holes 17 are bores at prescribed intervals in the tape 16 and a plurality of Cu leads 6 are annexed encircling each hole 17. The side of the inner (inside) lead of each lead is provided facing each hole 17. The tape is positioned on the chip 1 and the bumps of the chip 1 and the leads are connected to one another.
COPYRIGHT: (C)1990,JPO&Japio,下面是Semiconductor device and manufacture thereof专利的具体信息内容。

高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈