首页 / 专利库 / 电子零件及设备 / 推挽输出级 / Mosfet logic inverter for integrated circuits

Mosfet logic inverter for integrated circuits

阅读:345发布:2021-12-11

专利汇可以提供Mosfet logic inverter for integrated circuits专利检索,专利查询,专利分析的服务。并且The specification discloses a logic inverter comprised of a depletion mode MOSFET used as a resistive load between a drain supply voltage and an output and one or more enhancement mode MOSFET''s connected between output and source supply voltage. The source and gate of the depletion mode device are electrically common, and the gates of the enhancement mode devices form the logic inputs. The use of one enhancement mode device provides a simple inverter, a plurality of enhancement mode devices in parallel form a NOR gate, and a plurality of enhancement mode devices in series form a NAND gate. Combination NOR and NAND GATES may also be formed. The basic inverter circuit is also combined with a push-pull output stage to provide increased speed of operation, particularly at higher drain supply voltages. Still another embodiment utilizes an enhancement mode transistor connected between the depletion mode transistor and the output of the basic inverter stage to provide a disable function in which output drain current is switched off under all logic input conditions.,下面是Mosfet logic inverter for integrated circuits专利的具体信息内容。

1. The integrated circuit including the inverter gate comprising: a depletion mode field effect transistor coupling a drain voltage to an output node, the gate of the depletion mode field effect transistor being connected to the output node, at least one enhancement mode field effect transistor coupling the output node to a source voltage, the gate of the enhancement mode transistor being the input, and at least one enhancement mode field effect transistor coupling the source of the depletion mode field effect transistor to the output node, the gate of said last mentioned enhancement mode field effect transistor being a logic input for enabling the inverter gate.
2. The integrated circuit of claim 1 wherein all field effect transistors are p-channel devices.
3. The integrated circuit of claim 1 wherein all field effect transistors are n-channel devices.
4. The integrated circuit including the inverter circuit comprising: a first depletion mode field effect transistor coupling a drain voltage to a first output node, the gate of the first depletion mode field effect transistor being connected to the first output node, a first enhancement mode field effect transistor coupling the first output node to a source voltage, the gate of the first enhancement mode field effect transistor being connected to an input terminal, a second depletion mode field effect transistor coupling a drain voltage to a second output node, the gate of the second depletion mode field effect transistor being connected to the first output node, and a second enhancement mode field effect transistor coupling the second output node to a source voltage, the gate of the second enhancement mode field effect transistor being connected to the gate of the first enhancement mode field effect transistor.
5. The integrated circuit of claim 4 wherein the field effect transistors are p-channel devices.
6. The integrated circuit of claim 4 wherein the field effect transistors are n-channel devices.
说明书全文
高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈