首页 / 专利库 / 电子零件及设备 / 推挽输出级 / Output buffer circuit

Output buffer circuit

阅读:335发布:2021-10-29

专利汇可以提供Output buffer circuit专利检索,专利查询,专利分析的服务。并且PURPOSE: To obtain a fast output signal by composing an output buffer circuit of a push-pull circuit which becomes high in impedance at non-output timing and a MISFET which supplies a current at the time of a power-side level output at output timing.
CONSTITUTION: When output timing signal (ϕ
1 ) is at level "1", NOR gates NR
1 and NR
2 of output buffer circuit 1 turn OFF push-pull output circuit MISFETs Q
1 and Q
2 while generating no outputs, so as to make input-output terminal P
1 high in impedance. When signal (ϕ
c ) is at level "0", FETs Q
1 and Q
2 are turned ON according to levels "1" and "0" of information D to be outputted, thereby outputting "1" or "0" to terminal P
1 . Then, MISFETQ
3 supplies the output current of output buffer 4 at the opposite side when signal (ϕ
c ) is "1" and operates in the same way as FETQ
1 according to information D when the signal is "0", so as to support the supply of a "1"-level output current, thereby flowing a current needed for acceleration when a "1"-level output is generated. Consequently, acceleration can be realized by the minimum FET size even when the input current is prescribed such as a TTL circuit.
COPYRIGHT: (C)1979,JPO&Japio,下面是Output buffer circuit专利的具体信息内容。

高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈