首页 / 专利库 / 人工智能 / 树形结构 / Parallel multiplier

Parallel multiplier

阅读:482发布:2022-01-04

专利汇可以提供Parallel multiplier专利检索,专利查询,专利分析的服务。并且PURPOSE: To perform the addition at high speed with a circuit of a small scale by using a full adder which connects adders in a tree structure and adds the output of the adder of a first stage with a carry signal and adding 4 data input terminals to those adders forming a tree structure.
CONSTITUTION: The adders 1 and 2 set on the 1st stage of an i-th digit perform the addition at every 7 bits supplied in parallel and process 14 bits in all. Then the adders 1 and 2 send the sums S
1 and S
2 to an adder 3 of a 2nd stage. Furthermore the adder 1 sends a 1-bit carrier signal C
1a which is carried up to the (i+1)-th digit and a 1-bit carry signal C
2a carried up to the (i+2)-th digit to the adders 30 and 35 respectively. While the adder 2 sends the carry signals C
1b and C
2b to the adders 30 and 35. An unprocessed bit out of the inner product of 15 bits, both sums S
1 and S
2 , and each bit of carry signals C
1a ', C
1b ' and C
2b ' received from the adder of the 1st stage are inputted to the adder 3 and added together. This sum S
3 is sent to a full adder 4 and at the same time the carry signals C
3d and C
3e are sent to the full adders 31 and 36 and added with the sums S
3 received from the adders 30 and 35 respectively.
COPYRIGHT: (C)1990,JPO&Japio,下面是Parallel multiplier专利的具体信息内容。

高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈