专利汇可以提供FIN-FET device structure formed employing bulk semiconductor substrate专利检索,专利查询,专利分析的服务。并且A fin-FET device and a method for fabrication thereof both employ a bulk semiconductor substrate. A fin and an adjoining trough are formed within the bulk semiconductor substrate. The trough is partially backfilled with a deposited dielectric layer to form an exposed fin region and an unexposed fin region. A gate dielectric layer is formed upon the exposed fin region and a gate electrode is formed upon the gate dielectric layer. By employing a bulk semiconductor substrate the fin-FET device is fabricated cost effectively.,下面是FIN-FET device structure formed employing bulk semiconductor substrate专利的具体信息内容。
What is claimed is:
1. Field of the Invention
The invention relates generally to methods for fabricating fin-FET devices within semiconductor products. More particularly, the invention relates to methods for efficiently fabricating fin-FET devices within semiconductor products.
2. Description of the Related Art
Semiconductor products typically employ field effect transistor (FET) devices as switching elements for electrical signal processing functions or electrical signal storage functions. FET devices are quite common, but as they are scaled to smaller dimensions performance difficulties are often encountered. The performance difficulties often derive from short channel effects with FET devices of diminished channel width.
In an effort to alleviate short channel effects within FET devices of diminished channel width, the use of FET devices formed employing a channel having a fin shape has been proposed. Such FET devices are known as fin-FET devices. fin-FET devices are generally fabricated employing silicon-on-insulator (SOI) semiconductor substrates. A silicon fin is defined within the silicon layer of the silicon-on-insulator (SOI) semiconductor substrate and the fin is isolated from adjacent fins by the buried insulator layer within the silicon-on-insulator (SOI) semiconductor substrate.
Although a fin-FET device may be readily fabricated employing such a silicon-on-insulator (SOI) semiconductor substrate, the use of silicon-on-insulator (SOI) semiconductor substrates, rather than bulk semiconductor substrates, generally adds considerable additional cost when fabricating a fin-FET device.
It is thus desirable to provide a method for fabricating a fin-FET device while employing a bulk semiconductor substrate. The invention is directed towards the foregoing object.
A first object of the invention is to provide a method for fabricating a fin-FET device.
A second object of the invention is to provide a method in accord with the first object of the invention, where the fin-FET device is fabricated employing a bulk semiconductor substrate.
In accord with the objects of the invention, the invention provides a fin-FET structure and a method for fabricating the fin-FET structure.
The fin-FET structure comprises a bulk semiconductor substrate having a fin and an adjoining trough formed therein. The trough is partially backfilled with a first dielectric layer to form a partially exposed fin upon which is subsequently sequentially formed a gate dielectric layer and a gate electrode.
The invention provides a method for fabricating a fin-FET device while employing a bulk semiconductor substrate.
The invention realizes the foregoing object by backfilling a trough adjoining a fin within a bulk semiconductor substrate to form an exposed fin region of the bulk semiconductor substrate separated from a remainder portion of the bulk semiconductor substrate by an unexposed fin region of the bulk semiconductor substrate. Both the exposed fin region and the unexposed fin region are formed of limited cross-sectional dimensions. A gate dielectric layer and a gate electrode are successively layered upon the exposed fin region but not the unexposed fin region to thus form a fin-FET structure. Since the unexposed fin region is formed of limited cross-sectional dimensions, the same thus serves to effectively isolate the exposed fin region from the remainder portion of the bulk semiconductor substrate. Thus, the invention provides a method for fabricating a fin-FET structure, and the resulting fin-FET structure, while employing a bulk semiconductor substrate.
The objects, features and advantages of the invention are understood within the context of the Description of the Preferred Embodiment, as set forth below. The Description of the preferred embodiment is understood within the context of the accompanying drawings, which form a material part of this disclosure, wherein:
The invention provides a method for fabricating a fin-FET device while employing a bulk semiconductor substrate.
The invention realizes the foregoing object by backfilling a trough adjoining a fin within a bulk semiconductor substrate to form an exposed fin region of the bulk semiconductor substrate separated from a remainder portion of the bulk semiconductor substrate by an unexposed fin region of the bulk semiconductor substrate. Both the exposed fin region and the unexposed fin region are formed of limited cross-sectional dimensions. A gate dielectric layer and a gate electrode are subsequently successively layered upon the exposed fin region but not the unexposed fin region to thus form a fin-FET structure. Since the unexposed fin region is formed of limited cross-sectional dimensions, the same thus serves to effectively isolate the exposed fin region from the remainder portion of the bulk semiconductor substrate. Thus, the invention provides a method for fabricating a fin-FET structure that may be employed within a fin-FET device, as well as the resulting fin-FET structure, while employing a bulk semiconductor substrate.
The invention may be practiced employing bulk semiconductor substrates of any of several varieties. They may include but are not limited to bulk silicon, bulk germanium, bulk silicon-germanium alloy and bulk III-V compound semiconductor substrates. Preferably, the invention employs a bulk silicon semiconductor substrate. The bulk silicon semiconductor substrate may have either dopant polarity, any of several dopant concentrations and any of several crystallographic orientations.
The blanket stop layer 14 may be formed from any of several stop materials having stop properties with respect to the blanket second dielectric layer 16. The blanket second dielectric layer 16 may be formed from any of several dielectric materials as are employed for forming the blanket first dielectric layer 12. Typically, the blanket stop layer 14 is formed of a silicon nitride stop material formed to a thickness of from about 100 to about 1000 angstroms. Typically, the blanket second dielectric layer 16 is formed to a thickness of from about 2500 to about 10000 angstroms.
The preferred embodiment of the invention is illustrative of the invention rather than limiting of the invention. Revisions and modifications may be made to methods, materials, structures and dimensions in accord with the preferred embodiment of the invention while still providing an embodiment in accord with the invention, further in accord with the accompanying claims.
标题 | 发布/更新时间 | 阅读量 |
---|---|---|
半导体装置及其制造方法 | 2020-12-13 | 1 |
非易失性存储器单元及其控制方法 | 2022-08-20 | 1 |
SEMICONDUCTOR DEVICE HAVING VERTICAL GATES AND FABRICATION THEREOF | 2021-02-11 | 0 |
ANALOG FLOATING-GATE CAPACITOR WITH IMPROVED DATA RETENTION IN A SILICIDED INTEGRATED CIRCUIT | 2020-12-13 | 1 |
SELECTIVE IMPLEMENTATION OF BARRIER LAYERS TO ACHIEVE TRESHOLD VOLTAGE CONTROL IN CMOS DEVICE FABRICATION WITH HIGH K DIELECTRICS | 2022-08-18 | 1 |
III-Nitride Power Semiconductor Device | 2021-09-24 | 1 |
Semiconductor device and method for making same | 2022-03-08 | 1 |
플래쉬 메모리 소자의 제조방법 | 2022-11-08 | 0 |
EEPROM DEVICE AND METHOD FOR MANUFACTURING THE SAME | 2023-03-15 | 1 |
CHARGE-TRAPPING MEMORY DEVICE | 2020-08-23 | 0 |
高效检索全球专利专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。
我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。
专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。