Method of providing internal connections in a semiconductor device专利检索-电击穿绝缘专利检索查询-专利查询网

Method of providing internal connections in a semiconductor device

阅读：625发布：2021-09-05

专利汇可以提供Method of providing internal connections in a semiconductor device专利检索，专利查询，专利分析的服务。并且Method of providing interconnection in a monolithic planar semiconductor device, comprising forming first conductor pattern connected to circuit element, providing apertured insulating layer thereover, providing a dielectric oxide layer at first pattern portion exposed through insulating layer aperture and removed from circuit element, and providing second conductor pattern having portion thereof on dielectric oxide layer, the patterns being electrically connected by applying therebetween potential sufficient to cause electrical breakdown in oxide layer. Also, product made by method.，下面是Method of providing internal connections in a semiconductor device专利的具体信息内容。

权利要求

2. A method as recited in claim 1, wherein said dielectric oxide layer is formed by superficially oxidizing said exposed part of said first metal conductor pattern.

3. A method as recited in claim 1, wherein said first and second patterns are produced by vapor depositing aluminum and said dielectric oxide layer consists essentially of aluminum oxide, said insulating layer which separates said patterns consisting essentially of silicon dioxide.

4. A method as recited in claim 1, wherein said dielectric oxide layer is electrolessly formed at surface regions of said first conductor pattern by dipping said substrate in an oxidizing bath.

5. A method as recited in claim 1, wherein said dielectric oxide layer is subjected to a stabilization treatment.

6. A method as recited in claim 1, wherein said dielectric oxide layer is formed by depositing an oxide originating from a reaction in the gaseous phase of an organo-metallic compound.

7. A method as recited in claim 1, wherein said dielectric oxide is selected from the group consisting of titanium oxide, tantalum oxide, hafnium oxide, zirconium oxide and niobium oxide.

8. A monolithic planar semiconductor device, comprising: a. a semiconductor substrate including at least one electronic circuit element at a major surface thereof; b. a first metallic conductor pattern disposed at said substrate surface, a portion of said pattern being electrically connected to a part of said circuit element; c. an apertured electrically insulating layer disposed over said surface and said first pattern, said aperture extending through said layer and being located at a part of said first pattern removed from said circuit element; d. a dielectric oxide layer disposed on said part of said first pattern, and e. a second metallic conductor pattern partially located on said dielectric oxide layer, other regions of said first and second patterns being separated by said electrically insulating film, said dielectric oxide layer having a breakdown voltage significantly less than said insulating layer.

9. A planar monolithic programmable memory matrix comprising semiconductor devices, said matrix comprising at least two metal conductor layers and an insulating layer disposed between said conductor layers, at least one of said devices being electrically connected to a portion of a first one of said Conductor layers, said insulating layer comprising a discontinuity extending completely therethrough to said first conductor layer at a point removed from said device, a dielectric oxide layer being disposed at said discontinuity between said conductor layers and between respective portions of said conductor layers located at said discontinuity, said dielectric layer being characterized by an electrical breakdown voltage significantly less than that of said insulating layer, portions of said conductor layers being available for electrical connection to a potential source, whereby said conductor layers are electrically connected to each other by applying therebetween an electrical potential exceeding said dielectric layer breakdown voltage.

说明书全文

相关专利内容

标题	发布/更新时间	阅读量
一种可自动修复电击穿损伤的绝缘材料及其制备方法	2020-05-08	871
一种调光膜用ITO导电膜的防电击穿制备方法	2020-05-08	392
局部放电测量系统	2020-05-12	134
一种钛酸铋钠基固态相变制冷材料及应用	2020-05-15	540
用于测试测试样品的电特性的探针	2020-05-15	833
静电式信息显示屏及显示信息的方法	2020-05-11	365
用于锂离子二次电池的多层混杂型电池隔板及其制造方法	2020-05-12	671
一种新型的10KV一体化变台成套设备	2020-05-08	825
静电式信息显示屏	2020-05-13	823
一种采煤机主控器	2020-05-13	542

高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台，是提供专利分析，专利查询，专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据，免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析，涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度，系统通过AI智能系统对图表进行解读，只需1分钟，一键生成行业专利分析报告。

申请试用

电击穿热门专利

热门分类

Method of providing internal connections in a semiconductor device

该功能需要专业版企业版VIP权限，您可以：