Universal interface system using a controller to adapt to any connecting peripheral device
阅读：857发布：2024-01-28
专利汇可以提供Universal interface system using a controller to adapt to any connecting peripheral device专利检索，专利查询，专利分析的服务。并且A universal interface system includes a number of identical bidirectional input and output port leads, with groups of leads being identified under program control to drive each connecting peripheral device according to the devices'' procedural interface requirements. Peripheral devices are serviced at the appropriate time to accept or send data information either serially by activating one port or in parallel by activating the number of port leads required to sample all data bits at one time. Each port is addressed separately and activated for transmitting or receiving data information signals from and to a common data bus. The ports are serviced according to a priority scheme for interrupting the basic controller. Any and all interrupts can be program masked by the controller.，下面是Universal interface system using a controller to adapt to any connecting peripheral device专利的具体信息内容。
1. In a data processing system including a plurality of peripheral devices and a controller for providing a procedural adaptation stage for the peripheral devices and for receiving, processing and transmitting data signals to said peripheral devices, said controller comprising: an instruction decode unit for depending instruction signals upon activation and responsive thereto to issue a plurality of command signals; a port unit including a plurality of input/output ports and a port register, each port having a plurality of bidirectional leads, selective groups of leads from one or more ports interconnecting said port register to each peripheral device, each of said plurality of input/output ports selectively activated by a first of said plurality of command signals to store the data signals in said port register for the peripheral device; an interrupt address generator connected to said port Unit for generating an instruction signal representative of requests by the peripheral devices for access to the controller in response to a second of said plurality of command signals; a counter receiving a third of said plurality of command signals from said instruction decode unit to load said counter, said counter counting set time signal pulses and generating an interrupt signal upon reaching a selected count; said instruction decode unit responsive to the interrupt signal to decode the instruction signal from said interrupt address generator to issue the first command signal to transmit the data signals from said port register to the peripheral device and to store the third command signal in said counter; a memory store having addressable storage locations responsive to address signals for delivering data and instruction signals stored therein, said interrupt address generator generating said address signals for the retrieval of the data and instruction signals; a working register connected to store a portion of the instruction signal from said memory store; and means connected to receive data signals from said memory store and to receive the portion of the instruction signal from said working register and responsive thereto to perform logical functions therewith and obtain resultant signals therefrom upon activation by a fifth of said plurality of command signals; said resultant signals being directed to said port register to transmit said resultant signals from the input/output ports activated by said first command signal for transmission as data signals to the peripheral devices, said instruction decode unit generating said first and fifth command signals to activate or deactivate certain of said bidirectional leads of said input/output ports by the resultant signals.
2. A data processing system as defined in claim 1 wherein said instruction decode unit is responsive to the interrupt signal to decode unit is responsive to the interrupt signal to decode the instruction signal from said interrupt address generator to issue a fourth of said plurality of command signals to activate said port unit and selected input/output ports to accept data signals into said port unit from the peripheral device connected to the selected input/output ports for usage by the controller.
3. A data processing system as defined in claim 1 wherein said counter is a decrementing counter and the interrupt signal is generated when said counter reaches a count of zero.
4. A data processing system as defined in claim 1 wherein means is an said arithmetic and logical unit connected to receive data signals from the input/output ports activated by said first command signal, said arithmetic and logical unit in response to the fifth command signal performing logical functions on the data signals from said input/output port in combination with the instruction signals from said working register to obtain a second resultant signal therefrom, said instruction decode unit through the instruction signal and the arithmetic and logical unit effectively obtaining the second resultant signal wherein certain of the data signals are selectively activated or deactivated by said arithmetic and logical unit thereby activating or deactivating certain of the bidirectional leads in the activate input/output ports according to the insruction signal, said resultant signals being directed to a storage register for usage by the controller.
5. A data processing system as defined in claim 1 wherein said interrupt address generator of said controller further includes a means for selectively masking thereby disabling selected ones of said request signals to prevent the generation of an interrupt signal resulting from said masked request signals.
6. In a data processing system including a plurality of peripheral devices and a controller for providing a procedural adaptation stage for the peripheral devices and for receiving, processing and transmitting data signals to said perIpheral devices, said controller comprising: a memory store having addressable storage locations responsive to address signals for delivering data and instruction signals stored therein; an instruction decode unit for decoding instruction signals received from said memory store and responsive thereto to issue a plurality of command signals; a port unit including a plurality of input/output ports and a port register, each port having a plurality of bidirectional leads, selective groups of leads from one or more ports interconnecting said port register to each peripheral device, each of said plurality of input/output ports selectively activated by a first of said plurality of command signals to transfer data signals in said port register to the peripheral device; an interrupt address generator connected to said port unit to receive and detect request signals representative of request by the peripheral devices for access to the controller and responsive thereto to generate an interrupt signal for interrupting a process being performed by the controller and to generate an address signal to said memory store in accordance with a preset priority scheme for each peripheral device requiring service when the process has been interrupted; said instruction decode unit responsive to the interrupt signal to decode the instruction signal received from said memory store in response to the address signal and generating a second of said plurality of command signals to transfer data signals to said port register and generating the first command signal to selectively activate the input/output ports to transfer the data information from the port register to the peripheral device; a working register connected to store a portion of the instruction signal from said memory store; and means connected to receive data signals from said memory store and to receive the portion of the instruction signal from said working register, said means performing an AND logical function on the data and instruction signals in response to a fourth of said plurality of command signals to generate a resultant signal; said resultant signal being directed to said port register to transmit said resultant signal from the input/output ports activated by said first command signal for transmission as data signals to the peripheral device, and instruction decode unit generating said first and fifth command signals to activate or deactivate certain of said bidirectional leads of said input/output ports according to the resultant signal.
7. A data processing system as defined in claim 6 wherein said controller further includes a counter receiving a third of said plurality of command signals from said instruction decode unit in accordance with said address signal to load a count into said counter, said counter counting set time signal and generating a special interrupt signal to said interrupt address generator upon reaching a selected count, said interrupt address generator responsive to said special interrupt signal to generate an address signal.
8. A data processing system as defined in claim 7 wherein said counter is a decrementing counter and the special interrupt signal is generated when said counter reaches a count of zero.
9. A data processing system as defined in claim 6 wherein said means is an arithmetic and logic unit connected to receive data signals from the input/output ports activated by said first command signals, said arithmetic and logical unit in response to the fourth command signal performing the AND logical function on the data signals from said input/output ports in combination with the instruction signals from said working register to obtain a second resultant signal therefrom, wherein certain of the data signals are selectively activated or deactivated by said arithmetic and logical unit according to the instruction signal thereby effectively activating or deactivating certain of the bidirectional leads in the activated input/output ports, said second Resultant signal being directed to a storage register for usage by the controller.
10. A data processing system as defined in claim 6 wherein said interrupt address generator of said controller further includes a means for selectively masking thereby disabling selected ones of said request signals to prevent the generation of an interrupt signal resulting from said masked request signals.
11. In a data processing system including a plurality of peripheral devices and a controller for providing a procedural adaptation stage for the peripheral devices and for receiving, processing and transmitting data signals to said peripheral devices, and controller comprising: a memory store having addressable storage locations responsive to address signals for delivering data and instruction signals stored therein; an instruction decode unit for decoding instruction signals received from said memory store upon activation and responsive thereto to issue a plurality of command signals; a port unit including a plurality of input/output ports and a port register, each port having a plurality of bidirectional leads, selective groups of leads from one or more ports interconnecting said port register to each peripheral device, each of said plurality of input/output ports selectively activated by a first of said plurality of command signals to transfer data signals in said port register to the peripheral devices; an interrupt address generator connected to said port unit to receive and detect request signals representative of request by the peripheral devices for access to the controller and responsive thereto to generate an interrupt signal for interrupting a process being performed by the controller and to generate an address signal to said memory store in accordance with a preset priority scheme for each peripheral device requiring service when the process has been interrupted; a working register connected to store a portion of the instruction signal from said memory store; and an arithmetic and logical unit connected to receive data signals and to receive the portion of the instruction signal from said working register; said instruction decode unit responsive to the interrupt signal to decode the instruction signal received from said memory store in response to the address signal and generating a second of said plurality of command signals to transfer data signals from said memory store and the instruction signals from said working register to said arithmetic and logical unit and to activate said arithmetic and logic unit to perform a logical function and thereby generate a resultant signal; said resultant signal being directed to said port register to transmit said resultant signal from the input/output ports when activated by said first command signal for transmission as data signals to the peripheral devices, said instruction decode unit generating said first and second command signals to activate or deactivate certain of said bidirectional leads of said input/output ports according to the resultant signal; said arithmetic and logical unit being connected to receive data signals from the input/output ports activated by said first command signals, said arithmetic and logical unit in response to the second command signal performing the logical function on the data signals from said input/output ports in combination with the instruction signals from said working register to obtain a second resultant signal therefrom, wherein certain of the data signals are selectively activated or deactivated by said arithmetic and logical unit according to the instruction signal thereby activating or deactivating certain of the bidirectional leads in the activated input/output ports, said second resultant signal being directed to a storage register for usage by the controller.
12. A data processing system as defined in claim 11 wherein said controller further includes a counter receiving a third of said plurality of command signals from said instruction dEcode unit in accordance with said address signal to load a count into said counter, said counter counting set time signal pulses and generating a special interrupt signal to said interrupt address generator upon reaching a selected count, said interrupt address generator responsive to said special interrupt signal to generate an address signal.
13. A data processing system as defined in claim 11 wherein said interrupt address generator of said controller further includes a means for selectively masking thereby disabling selected ones of said request signals to prevent the generation of an interrupt signal resulting from said masked request signals.
14. In a data processing system including a plurality of peripheral devices and a controller for providing a procedural adaptation stage for the peripheral devices and for receiving, processing and transmtting data signals to said peripheral devices, said controller comprising: a memory store having addressable storage locations responsive to address signals for delivering data and instruction signals stored therein; an instruction decode unit for decoding instruction signals from said memory store and responsive thereto to issue a plurality of command signals; a port unit including a plurality of input/output ports, each port having a plurality of bidirectional leads, selective groups of leads from one or more ports interconnecting said port unit to each peripheral device, each of said plurality of input/output ports selectively activated by a first of said plurality of command signals to transmit data signals to the peripheral device and by a second of said plurality of command signals to accept data signals from the peripheral device; an interrupt address generator connected to said port unit to receive and detect request signals representative of request by the peripheral devices for access to the controller and responsive thereto to generate an interrupt signal for interrupting a process being performed by the controller and to generate an address signal to said memory store in accordance with a preset priority scheme for each peripheral device requiring service when the process has been interrupted; said instruction decode unit responsive to the interrupt signal to decode the instruction signal from said memory store and generating the first or the second command signal according to the instruction to activate the number and specific input/output ports and whether to accept or transmit data signals; a working register connected to store a portion of the instruction signal from said memory store; and means connected to receive the portion of the instruction signal from said working register and to receive data signals from said memory store or said port unit for performing a logic AND function on the data and instruction signals in response to a fourth of said plurality of command signals to generate a resultant signal; said resultant signal being directed to said port unit to transmit said resultant signal from the input/output ports activated for transmission as data signals if the first command signal is enabled, said resultant signal being directed to a storage register if the second command signal is enabled, said instruction decode unit generating said first or second and said fourth command signals to activate or deactivate the data signal on certain of said bidirectional leads of said input/output ports to obtain the resultant signal.
15. A data processing system as defined in claim 14 wherein said controller further includes a counter receiving a third of said plurality of command signals from said instruction decode unit in accordance with said address signal to load a count into said counter, said counter counting set time signal pulses and generating a special interrupt signal to said interrupt address generator upon reaching a selected count, said interrupt address generator responsive to said special interrupt signal to generate an address signal.
16. A data processing system as defined in claim 14 wherein said interrupt address generator of said controller further includes a means for selectively masking thereby disabling selected ones of said request signals to prevent the generation of an interrupt signal resulting from said masked request signals.
| 标题 | 发布/更新时间 | 阅读量 |
|---|---|---|
| 动态分配内存和处理器的方法、装置及计算模块 | 2020-05-08 | 154 |
| 具有以太网总线系统的车辆和用于运行这样的总线系统的方法 | 2020-05-11 | 829 |
| 一种全波形超声波探伤仪 | 2020-05-08 | 553 |
| 一种数据处理的方法及装置 | 2020-05-11 | 802 |
| 一种可实现数据快速装载的数据同步方法和装置 | 2020-05-08 | 483 |
| 一种基于FPGA的功能模块 | 2020-05-08 | 200 |
| 一种基于FPGA低开销并行循环冗余校验方法及应用 | 2020-05-08 | 290 |
| 集成电暖板模块 | 2020-05-08 | 1025 |
| 一种中频宽带多相滤波装置 | 2020-05-08 | 592 |
| 一种微机保护测控装置 | 2020-05-08 | 517 |
高效检索全球专利专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台，是提供专利分析，专利查询，专利检索等数据服务功能的知识产权数据服务商。
我们的产品包含105个国家的1.26亿组数据，免费查、免费专利分析。
分析报告
专利汇分析报告产品可以对行业情报数据进行梳理分析，涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度，系统通过AI智能系统对图表进行解读，只需1分钟，一键生成行业专利分析报告。
QQ群二维码
意见反馈
意见反馈