首页 / 专利库 / 人工智能 / 树形结构 / Semiconductor decoding circuit

Semiconductor decoding circuit

阅读:734发布:2022-02-16

专利汇可以提供Semiconductor decoding circuit专利检索,专利查询,专利分析的服务。并且PURPOSE: To prevent the increment of an ON resistance of a semiconductor decoding circuit and to attain a high-speed operation by connecting a multi-stage NMOS transistor to a tree structure and increasing the gate width from the transistors closer to the output by an amount equivalent to one unit, two units, four units and so on of memory cell length.
CONSTITUTION: PMOS transistor parts P
1 WP
2 N
-1 obtained by connecting N units of PMOS transistors to which the reverse or non-reverse inputs of N inputs A'
1 WA'N in parallel to these inputs A'
1 WA'N respectively are provided together with NMOS transistor parts connected to a tree structure and set at the next stage of (2N
-1 ) units of PMOS transistor parts P
1 WP
2 N
-1 . The tree structure of the NMOS transistor part is formed by cascade connecting NMOS transistors in vertical stages up to the NMOS transistor of the final stage to which -A'N/A'N is supplied while decreasing the number of those NMOS transistors down to half like (2N
-1 ) units of NMOS transistors to which an input -A'
1 / A'
1 is applied and then (2N
-2 ) units of NMOS transistors to which an input -A'
2 /A'
2 is supplied.
COPYRIGHT: (C)1985,JPO&Japio,下面是Semiconductor decoding circuit专利的具体信息内容。

高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈