首页 / 专利库 / 地板,天花板和屋顶 / 屋檐 / Manufacture of semiconductor devive containing gold wiring layer

Manufacture of semiconductor devive containing gold wiring layer

阅读:90发布:2022-12-11

专利汇可以提供Manufacture of semiconductor devive containing gold wiring layer专利检索,专利查询,专利分析的服务。并且PURPOSE: To avoid occurrence of the defect caused by the stage error part by forming the first metal layer before formation of the gold wiring, forming the gold wiring layer on the first metal layer with deformation of the side area through heat treatment and then forming the protective film.
CONSTITUTION: Oxide film 10 and nitride film 11 are drilled on N-layer 1 on P- type Si substrate, and platinum silicide film 12 is formed selectively at the opening part after coating of the Pt film and the heat treatment in Ar. Then Ti3 and Pt4 are laminated; film 4 is removed selectively via aqua regia at the ereas exept the electrode forming part; and gold thin film 14 is formed selectively on film 4 through electroplating. After this, gold wiring layer 7 is given the electroplating via resist mask 5 inside the layer, thus causing the eaves part to layer 7. Resist 5 is then re moved and layer 3 is etched and removed with use of layer 4 as the mask, and the heat treatment is given in H
2 at about 370°C. As a result, the eaves of layer 7 is turned into an arc from to secure a gentle contact angle to the foundation, and the cross-sectional form is improved for the gold wiring when Si
3 N
4 13 is coated. Thus, the occurrence of the defect caused by the poor coating of film 13
COPYRIGHT: (C)1979,JPO&Japio,下面是Manufacture of semiconductor devive containing gold wiring layer专利的具体信息内容。

高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈