Low distortion signal oscillator
阅读：956发布：2022-04-15
专利汇可以提供Low distortion signal oscillator专利检索，专利查询，专利分析的服务。并且In an oscillatory signal generator circuit, exceptionally low distortion is ensured by the use of a transistor common to multiple feedback loops that causes gain to be compressed as a logarithmic function of amplitude. Changes in output impedance or loop length are compensated for or equalized by shifting the compression threshold as a function of line voltage.，下面是Low distortion signal oscillator专利的具体信息内容。
1. An oscillatory signal generator circuit comprising, in combination: a plurality of transistor amplifier stages connected in cascade; means including a first additional transistor connected in a first feedback loop between two of said stages for compressing amplifier gain as a predetermined function of amplitude; signal tuning means; means including a multifunction second additional transistor for supplying a relatively low impedance drive for said tuning means and for providing feedback to control the operation of said first additional transistor; an output point; and a feedback path connecting an electrode of said second additional transistor to said output point and thence to an input electrode of a transistor of one of said stages by way of said tuning means.
1. An oscillatory signal generator circuit comprising, in combination: a plurality of transistor amplifier stages connected in cascade; means including a first additional transistor connected in a first feedback loop between two of said stages for compressing amplifier gain as a predetermined function of amplitude; signal tuning means; means including a multifunction second additional transistor for supplying a relatively low impedance drive for said tuning means and for providing feedback to control the operation of said first additional transistor; an output point; and a feedback path connecting an electrode of said second additional transistor to said output point and thence to an input electrode of a transistor of one of said stages by way of said tuning means.
2. An oscillatory signal generator comprising, in combination: an amplifier including a plurality of single transistor stages connected in cascade; means including a first feedback path between a junction point common to an electrode of each of two of said transistors and an input electrode of another one of said transistor stages for compressing the gain of said amplifier as a predetermined function of amplitude, said path including the collector-to-emitter path of a first additional transistor; a generator output point; a second feedback path connecting the output electrode of one of said two transistors to the input electrode of said last named transistor by way of the base-to-collector path of said first additional transistor; signal tuning means; a third feedback path connecting said last named output electrode to the input electrode of the input one of said single transistor stages by way of said signal tuning means; and means connecting said output electrode to said output point.
3. Apparatus in accordance with claim 2 including a fourth feedback path connecting two of said stages.
4. Apparatus in accordance with claim 3 wherein said input one of said transistor stages is connected in emitter-follower configuration thereby providing a level shifting function of one base-to-emitter voltage drop, multiplication of input impedance and a limitation on bias current flowing through said signal tuning means.
5. Apparatus in accordance with claim 2 wherein said stages include an input emitter-follower stage, followed by second, third and fourth common emitter stages, and a fourth feedback path including a resistive element connecting the emitter electrodes of said second and fourth common emitter stages.
6. Apparatus in accordance with claim 5 including a first capacitive element connecting the collector and base electrodes of the transistor of said third stage and a second capacitive element connecting the collector electrode of said fourth stage to the common junction of the emitter electrodes of said third stage and of said first additional transistor.
7. Apparatus in accordance with claim 3 including a reference potential terminal and an output transistor having its collector-emitter path connected between said output point and said reference potential terminal.
8. Apparatus in accordance with claim 7 including an equalizer circuit in parallel relation to said collector-emitter path of said output transistor, said equalizer circuit comprising a path including a resistor and a plurality of series connected diodes shunting said last named collector-emitter path, an equalizer transistor having its collector-emitter path connected between one terminal of said last named resistor and said reference potential terminal, and means connecting a terminal of one of said diodes to the base electrode of said equalizer transistor.
9. An oscillatory signal generator comprising, in combination: an input point, an output point, and a point of reference potential; a plurality of transistors each having its collector-emitter path connected between said output point and said point of reference potential; an input transistor having its emitter electrode connected to the base electrode of a first one of said plurality of transistors, its base electrode connected to said input point, and its collector electrode connected to said output point; signal tuning means; a first feedback path including said tuning means connected between the emitter electrode of a fourth one of said plurality of transistors and said input point; a second feedback path including a resistive element connected between a first and a third one of said plurality of transistors; a third feedback path including the collector-emitter path of an additional transistor connected between the emitter electrode of a second one of said transistors and a junction common to the collector of said third transistor and to the base of said fourth transistor, said additional transistor effecting gain compression of said signal as a predetermined function of amplitude; and a fourth feedback path including a resistive element and the base-collector path of said additional transistor connected between the emitter and base of said fourth transistor; a fifth one of said transistors being an output stage having its base electrode connected to the emitter electrode of said fourth transistor.
| 标题 | 发布/更新时间 | 阅读量 |
|---|---|---|
| 一种关联书本与电子资源的系统 | 2020-05-11 | 29 |
| 卷积神经网络的处理方法及装置 | 2020-05-12 | 222 |
| 一种基于深度神经网络的数字视频特征提取方法 | 2020-05-13 | 867 |
| 一种GPU加速的椭球裁剪图地形渲染方法 | 2020-05-14 | 254 |
| 用于对试样成像的装置 | 2020-05-14 | 598 |
| 基于视觉显著性的HEVC优化算法 | 2020-05-08 | 670 |
| 数字预失真的控制方法及电子设备 | 2020-05-12 | 489 |
| 图片压缩方法、装置、存储介质、计算机设备 | 2020-05-11 | 232 |
| 一种智能远程书法数字化学习评价信息处理系统及方法 | 2020-05-14 | 615 |
| 一种车载LVDS信号解析系统 | 2020-05-11 | 275 |
高效检索全球专利专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台，是提供专利分析，专利查询，专利检索等数据服务功能的知识产权数据服务商。
我们的产品包含105个国家的1.26亿组数据，免费查、免费专利分析。
分析报告
专利汇分析报告产品可以对行业情报数据进行梳理分析，涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度，系统通过AI智能系统对图表进行解读，只需1分钟，一键生成行业专利分析报告。
压缩失真热门专利
QQ群二维码
意见反馈
意见反馈