Document | Document Title |
---|---|
US09661234B2 |
Image processing method and image processing system assigning different gains to different sections
The present invention discloses an image processing method and an image processing system adopting the same. The method includes the steps of: (a) obtaining a pixel array representing an image; (b) segmenting the pixel array into two or more non-overlapping regions; (c) identifying a capacitor discharging rate of each of the regions; (d) generating a pulse width modulation (PWM) signal when a voltage level dropping of a capacitor exceeds a predetermined threshold; and (e) applying exposure parameters to the regions according to the capacitor discharging rate of the regions, respectively, wherein the exposure parameter applied to one of the regions is different from the exposure parameter applied to at least another one of the regions. |
US09661231B2 |
Imaging device attachable to a display device
An imaging device includes a communication circuit that transmits an image data to an external display device, and an image sensor. The imaging device also includes an outer case in which the image sensor is disposed, and a coupling a coupling portion disposed at a rear side of the imaging device, where the rear side is opposite side from an light incident side of the image sensor. A large-diameter portion and an inclined portion are provided in the outer case, in a manner that the diameter of the inclined portion is reduced according to approach from the large-diameter portion to the rear side, and an image taking button is disposed on an outer peripheral surface of the large-diameter portion. |
US09661228B1 |
Robust image feature based video stabilization and smoothing
A method of removing unwanted camera motion from a video sequence is provided. The method matches a group of feature points between each pair of consecutive video frames in the video sequence. The method calculates the motion of each matched feature point between the corresponding pair of consecutive video frames. The method calculates a set of historical metrics for each feature point. The method, for each pair of consecutive video frames, identifies a homography that defines a dominant motion between the pair of consecutive frames. The homography is identified by performing a geometrically biased historically weighted RANSAC on the calculated motion of the feature points. The geometrically biased historically weighted RANSAC gives a weight to the calculated motion of each feature point based on the historical metrics calculated for the feature point. The method removes the unwanted camera motion from the video sequence by using the identified homographies. |
US09661225B2 |
Image capturing apparatus and method thereof
The present disclosure provides an image capturing apparatus for operatively capturing images of an object. The apparatus includes an image capturing module, a shutter, an aperture, setting module, a control module, and a storage module. The setting module determines a threshold value of the image capturing apparatus based on an aperture setting value of the aperture and a shutter setting value of the shutter. The control module drives an accelerometer to detect at least one acceleration value of the image capturing apparatus in a predefined detection period that is initiated when the image capturing apparatus executes an image capturing operation. When an acceleration value detected is determined to be smaller than the threshold value, the control module causes the image capturing module to capture an image of the object. |
US09661223B2 |
Method and device for photographing including camera shake
The present disclosure relates to a method for photographing by a photographing device and the photographing device thereof. The method includes: determining whether camera shake is present in response to an operation of pressing a shutter of the photographing device; determining a target configuration parameter according to a current processing mode of the photographing device if camera shake is present; and adjusting the target configuration parameter. During photographing, according to the methods and devices provided in the embodiments of the present disclosure, it is determined whether camera shake is present, a target configuration parameter is determined according to a current processing mode of a photographing device if camera shake is present, and the target configuration parameter is adjusted. This prevents image blurring of photos due to camera shake, thereby improves image quality, and increases photographing success rate of the photographing device. |
US09661222B2 |
Electronic apparatus and method for controlling the same
Disclosed herein is a digital photographing apparatus which identifies a registered user and applies digital photographing apparatus setting information corresponding to the identified user and a method of controlling the same. The apparatus includes an input unit that receives user identification information; an identifying unit that identifies a user registered to the digital photographing apparatus based on received user identification information; a storage unit that stores setting information regarding the digital photographing apparatus corresponding to a user registered to the digital photographing apparatus; and a control unit that confirms setting information regarding the digital photographing apparatus corresponding to the identified user and applies a setting corresponding to the confirmed setting information to the digital photographing apparatus. |
US09661213B2 |
Camera module
A camera module is disclosed. One embodiment of the present invention comprises: a printed circuit board provided with an image sensor; a lens unit mounted at the upper side of the printed circuit board and arranged at a position corresponding with the image sensor; and an actuator unit for fixing the lens unit and adjusting the focus of an image, wherein a lens barrel has a groove formed on the outer peripheral surface thereof. |
US09661212B2 |
Image acquisition device and focusing method for image acquisition device
In an image acquisition device, an optical path difference generating member can form an optical path length difference of a second light image without splitting light in a second optical path. This can suppress the quantity of light required for the second optical path to obtain information of the focal position, whereby a quantity of light can be secured for a first imaging device to capture an image. The image acquisition device synchronizes the movement of a predetermined part of a sample within a field of an objective lens with rolling readout such that each pixel column of a second imaging device is exposed to a light image of the predetermined part in the sample. |
US09661209B2 |
Remote controlled studio camera system
A system for remotely controlling a camera is disclosed. The system includes five major subsystems; a first subsystem collocated with the camera; a second subsystem which serves as a gateway between the camera and the third subsystem; a third subsystem to remotely monitor the studio and control the camera; a fourth subsystem located at the destination of the video stream; and a fifth subsystem to receive and re-transmit a video control stream. This system allows the camera to be monitored and controlled by one location, while the primary video stream is transmitted to a different location. In some embodiments, the control video stream is a lower bandwidth signal than the primary video stream. Furthermore, the fifth subsystem is capable of receiving and re-transmitting control video streams from a plurality of cameras simultaneously. The second subsystem allows remote access to the first subsystem, such as via the third subsystem, based on approved credentials. |
US09661208B1 |
Enhancing video conferences
Implementations generally relate to enhancing video conferences. In some implementations, a method includes determining one or more characteristics of a video stream provided by a first camera. The method further includes determining one or more functions of the first camera based on the one or more characteristics. The method further includes enabling a browser to control the one or more functions of the first camera, and wherein the browser is remote relative to the first camera. |
US09661202B2 |
Terminal case, mobile terminal, and mobile terminal assembly including the terminal case and the mobile terminal
A mobile terminal assembly is provided. The mobile terminal assembly includes: a terminal case; and a mobile terminal detachable from the terminal case, wherein the terminal case comprises: a case body; and a lens cover openably disposed in the case body, wherein the mobile terminal comprises: a display unit; a camera module including a camera lens disposed at a position corresponding to the lens cover; a lens cover sensing unit sensing whether the lens cover is opened or closed; and a control unit configured to execute a camera application on the basis of whether the lens cover is opened or closed. |
US09661196B2 |
Camera module
An exemplary embodiment of the present invention relates to a camera module configured to prevent a warp of an optical axis of a lens holder, the camera module including a PCB (Printed Circuit Board) mounted with an image sensor, a base, a first lens holder arranged at an upper surface of the base and including at least one or more lens modules therein, a second lens holder forming an outer cover of the first lens holder, and an actuator concentrically arranged with an optical axis of the lens module for adjusting a focus of an image captured by the image sensor. |
US09661195B2 |
Automatic microphone selection in a sports camera based on wet microphone determination
An audio capture system for a sports camera includes at least one “enhanced” microphone and at least one “reference” microphone. The enhanced microphone includes a drainage enhancement feature to enable water to drain from the microphone more quickly than the reference microphone. A microphone selection controller selects between the microphones based on a microphone selection algorithm to enable high quality in conditions where the sports camera transitions in and out of water during activities such as surfing, water skiing, swimming, or other wet environments. |
US09661193B2 |
Imaging apparatus and analyzing apparatus
An imaging apparatus includes a lens optical system including a lens, a stop, and first through nth divided optical elements in which first through nth optical regions are defined, respectively, along a plane perpendicular to an optical axis and positioned to be point-symmetric with respect to the optical axis, an image sensor, and a microlens array guiding light that has passed through the first through nth optical regions to the first through nth pixels of the image sensor, respectively. At least three of s1, . . . , and Sn are mutually different and a relation of si≧si+1 is satisfied, where s1, . . . , and sn represent mean luminances of images obtained from the first through nth pixels, respectively. The first optical region and the nth optical region are positioned not to be point-symmetric to each other with respect to the optical axis. |
US09661191B2 |
Image capture apparatus having function of generating frame synchronization signal at constant cycle
An image capture apparatus including a timing generator that generates a frame synchronization signal with a constant cycle receives a reference signal generated at a predetermined interval based on a predetermined reference cycle, compares generation timing of the reference signal received with generation timing of the frame synchronization signal generated by the timing generator, and adjusts a generation cycle of the frame synchronization signal generated by the timing generator based on a result of the comparison. |
US09661189B2 |
Method and apparatus for adaptive rate-based image data transmission and reception
A method of transmitting data, including obtaining luma element values and chroma element values of respective pixels included in a pixel block having a predetermined size; obtaining a plurality of partitions in which the luma element values and the chroma element values are based on a spatial position of the pixels in the pixel block; and selectively transmitting the plurality of partitions according to a data rate of the image data. |
US09661183B2 |
Image correction apparatus and method
The present disclosure relates an image correction apparatus and method. The image correction apparatus includes a printing unit for printing an image; a scratch detecting unit which detects a scratch region from a scan image scanned per line; and a restoration processing unit which performs the restoration of the scratch region by interpolation if the width of the scratch region detected by the scratch detecting unit is less than a predetermined value and, if the width thereof is not less than the predetermined value, does not perform a restoration of the scratch region but provides the printing unit with the scan image, thereby correcting an image distortion by easily detecting an image distortion due to foreign matter. |
US09661181B2 |
Image processing apparatus, image processing method, and storage medium
An image processing apparatus has a data acquisition unit that acquires first multi-valued data for a first ink that is not black ink and second multi-valued data for a second ink that is black ink; a threshold value acquisition unit that acquires a threshold value from a threshold value matrix; an offsetting unit that offsets at least one of the threshold value and the second multi-valued data; and a generating unit that generates first quantized data for the first ink by comparing the first multi-valued data and the threshold value, and generate second quantized data for the second ink by comparing the second multi-valued data and the threshold value with offset by the offsetting unit. Dispersibility of dots printed at positions corresponding to threshold values from a minimum value to a predetermined value is higher than that corresponding to threshold values except from the minimum value to the predetermined value. |
US09661179B2 |
Image processing device, information processing method, and non-transitory computer-readable medium
In an information processing device, a reading unit reads in a filled-in document. A recognition unit recognizes a standard document type and an information structure of the document. A storage unit stores content filled in on the document. If the read-in document is not a most recent version, a comparing unit compares the information structure of the most recent version of a preregistered standard document type corresponding to the recognized standard document type to the recognized information structure. A generation unit generates a differential document of the modified information structure, according to a result of the comparison. An output unit outputs the generated differential document. If a filled-in differential document is read in, a merge unit merges filled-in content on the differential document with filled-in content on the stored document, and the storage unit replaces the already-stored content with the merged content. |
US09661178B2 |
Biased document backing
A document backing extending in a plane is resiliently biased in a direction substantially parallel to the plane. |
US09661176B2 |
Image forming apparatus, image forming system, and image formation control method
Illustration image data drawn correspondingly to reading of an adjustment chart are memorized in a memory section, an adjustment chart is formed in a image mode in an image forming section, adjustment image data produced by reading the adjustment chart in an image reading section are analyzed, illustration image data corresponding to an analysis result of the adjustment image data are selected at the time of adjusting the image forming section based on the analysis result, and display data of the illustration image data are produced. |
US09661168B2 |
Image forming apparatus, method for setting apparatus, and computer-readable medium
An image forming apparatus includes: a memory configured to store identification information identifying an information terminal device and mode information indicating a mode corresponding to the information terminal device in association with each other; a communication interface configured to receive from the information terminal device a wireless signal including identification information that is stored in the information terminal device and identifies the information terminal device, and determine an intensity of the received wireless signal; and a controller configured to, when determining that the determined intensity of the received wireless signal is equal to or greater than a predetermined intensity, read from the memory the mode information corresponding to the identification information included in the received wireless signal, and set the image forming apparatus to the mode indicated by the read mode information. |
US09661162B2 |
Information providing device, image forming device, and transmission system for providing image data to a transmission terminal that performs video communication
An information providing device is capable of communicating with an image forming device, a data managing device, and a transmission terminal. The information providing device includes a storage unit; a communication unit that transmits a forming instruction to instruct the image forming device to perform image forming, and receives, from the image forming device, storage location information indicating the data managing device that stores data obtained by image forming by the image forming device and indicating a storage location in the data managing device; and a storage location managing unit that generates, in the storage unit, management information in which identification information of the image data is associated with the storage location information. The communication unit receives the data saved in the storage location indicated by the storage location information from the data managing device and transmits the received data to the transmission terminal. |
US09661161B2 |
Roaming printing by assigning ID informaton of a user to print job data and transmitting the assigned ID information to printing devices on a network by multi-casting
A method of printing a document is described. The method comprises a workstation generating and storing print job data for a document, the workstation assigning ID information to the print job data, the user inputting the assigned ID information at a chosen printing device, the printing device transmitting a print job data request signal to the workstation, and the workstation transmitting the print job data to the printing device. |
US09661160B2 |
System and method for providing cloud printing service
Provided is an image forming system operable to provide a cloud printing service, the image forming system comprising: a transmitting device operable to transmit content by designating a target phone number; a cloud printing server operable to receive the target phone number and the content from the transmitting device; a receiving device assigned with the target phone number and operable to receive an upload notification of the content with respect to the target phone number from the cloud printing server; and an image forming device operable to print the content by receiving the content from the cloud printing server, wherein the cloud printing server transmits the content to the image forming device registered in the target phone number when the cloud printing service is requested for the content to the target phone number. |
US09661158B2 |
Image forming apparatus that delivers image data displayed on digital signage devices and computer-readable non-transitory recording medium with image forming apparatus control program recorded thereon
An image forming apparatus includes an image reading section, a storage section, a communication section, an acceptance section, and an operation control section. The storage section has a plurality of storage regions at least one of which is associated one-to-one with one or more digital signage devices. The operation control section is configured to, when the acceptance section accepts a delivery instruction, allow the image reading section to read an original document and generate image data from the read original document, allow the storage section to store the image data generated by the image reading section in the one or more respective storage regions associated with the one or more digital signage devices designated in the delivery instruction, and allow the communication section to send the image data stored in the one or more associated storage regions to the one or more respective digital signage devices. |
US09661156B2 |
Error assistance using heads-up display
According to one embodiment, a system for providing error assistance for a device is disclosed. The error assistance is provided to an optical head-mounted display (OHMD) of a user. The system includes a server configured to receive an input, including one or more identifiers for the device, from the OHMD of the user or a mobile device of the user. The identifiers may include at least one of a serial number of the device, an identifier scanned from a tag of the device, and an error code identifying the device error. The server identifies the device and device error based on the identifiers. The server determines instructions for fixing the device error and generates an augmented display to provide on the OHMD of the user. The augmented display includes an image, icon, text, audio, or video, representative of a part of the device or an instruction for repairing the device. |
US09661154B1 |
Ink model derivation mechanism using Weibull distribution function
A printing system is disclosed. The printing system includes a printer controller to receive optical density (OD) measurement data corresponding to application of a halftone pattern using ink on a medium in a printing system and calculate a predicted OD versus normalized ink coverage relationship for the printing system based on the received OD measurement data. |
US09661145B2 |
Method for carrying out an audio conference, audio conference device, and method for switching between encoders
A method and an audio conference device for carrying out an audio conference are disclosed, whereby classification information associated with a respective audio date flow is recorded for supplied audio data flows. According to a result of an evaluation of the classification information, the audio data flows are associated with at least three groups which are homogeneous with regard to the results. The individual audio data flows are processed uniformly in each group in terms of the signals thereof, and said audio data flows processed in this way are superimposed in order to form audio conference data flows to be transmitted to the communication terminals. |
US09661133B2 |
Electronic device and method for extracting incoming/outgoing information and managing contacts
A method and electronic device for extracting incoming/outgoing information and managing contacts are provided. The method includes determining whether a communicating electronic device which has been or is in communication with the electronic device is included as a contact in a first contact list; extracting incoming/outgoing information based on at least one of metadata and contents of the communication with the communicating electronic device when the communicating electronic device is not included as a contact in the first contact list; and displaying the extracted incoming/outgoing information on a touchscreen of the electronic device. |
US09661132B2 |
Method, apparatus, and storage medium for displaying a conversation interface
A method, an apparatus, and storage medium for displaying a conversation interface. In the method: the terminal displays a caller identification display interface when a call request is received from a calling party. The terminal obtains a dynamic image associated with the calling party while displaying the caller identification display interface. The terminal displays the dynamic image in the caller identification display interface. The calling party in the conversation is indicated by using one or more dynamic images so that the display effect is diversified and visualized. |
US09661131B2 |
Billing policy management for multi-number phones
A computer-implemented method for managing a billing policy for mobile phone associated with a first phone number corresponding to a first account and a second phone number corresponding to a second account is described herein. The billing policy defines actions performed by the mobile phone to be charged to the first account, and defines actions performed by the mobile phone to be charged to the second account. Charges are allocated to one of the first account and second account based on the billing policy. A user can configured to phone to operate in a private mode, in response to which actions are charged to a default account of the two accounts, and information about the action is not provided to an external entity. |
US09661130B2 |
Systems and methods for managing, analyzing, and providing visualizations of multi-party dialogs
Systems and methods are provided for managing and analyzing multi-party dialogs (e.g., call) between communication devices. A digital connection is established with each of a plurality of communication devices. The connection is switched between the communication devices from a POTS connection to digital connections, enabling the communication devices to communicate with each other via the computing device over the digital connections. Audio signals are part of a multi-party dialog between users of the plurality of communication devices. The received audio signals are split into corresponding first signals and second signals. The first signals are transmitted to the plurality of communication devices and are analyzed to produce measurements of features of the second signals. Feedback data is transmitted to at least one of the plurality of communication devices. |
US09661123B1 |
Secure remote actuation system with data connection port
A secure remote actuation system may comprise a remote input receptor and a network. The remote input receptor may comprise a user interface for receiving user inputs from a user and one or more data connection ports. The network may comprise a combination of computer systems interconnected by telecommunications equipment or cables allowing information to be exchanged. The network may also comprise a network device for obtaining the user inputs from the remote input receptor. One or more acceptable inputs may be stored on the network. In the present invention, the network device obtains the user inputs from the remote input receptor while the user is using the user interface and then the network compares the user inputs to the acceptable inputs. |
US09661117B2 |
Wearable devices for headset status and control
One embodiment features a wearable device having computer-readable media and comprising: an output device; a receiver configured to communicate over a wireless link with a phone; and a processor configured to cause the output device to indicate a status of a headset, the headset being in wireless communication with the phone, responsive to the receiver receiving, over the wireless link, an indication of the status of the headset. Another embodiment features a wearable device having associated computer-readable media and comprising: an output device; a receiver configured to communicate over a wireless link with a headset; and a processor configured to cause the output device to indicate a status of a headset responsive to the receiver receiving, over the wireless link, an indication of the status of the headset. |
US09661114B2 |
Foldable, flexible display apparatus and method of manufacturing the same
A foldable, flexible display apparatus includes a flexible display panel which displays an image and includes a display side on which the image is displayed and of which portions thereof face each other in a folded state of the flexible display apparatus; a cover window on the display side of the flexible display panel and including: a window film comprising a transparent plastic film having a modulus of elasticity of about 6.3 gigapascals or more; and a coating layer on the window film, and configured to be transparent and to protect the window film from physical damage thereto; and an adhesive layer between the window film and the display side of the flexible display panel, and configured to have elasticity and bond the window film and the flexible display panel to each other. |
US09661111B2 |
Method and system for serialization and deserialization (SERDES) for inter-system communications
An integrated circuit may comprise a tuner operable to digitize a band of frequencies comprising a plurality of television channels, a crossbar operable to select one or more of the plurality of television channels output by the tuner, a plurality of demodulators operable to receive the selected one or more television channels from the crossbar and demodulate the selected one or more television channels to recover a plurality of transport streams, a transport module operable to multiplex the plurality of transport streams into a single packet stream, and a framer operable to: encapsulate packets of the plurality of transport streams into transport stream frames of a serial datastream, and insert filler frames into the serial datastream after every Nth transport stream frame of the serial datastream, where N is an integer. |
US09661110B2 |
System and method for enabling channel access enhancements in existing communication networks
Described herein is a system and method for enhanced channel access in existing communication networks. The system comprising: a first enhanced node comprising a first processor, the first processor configured to: transmit a legacy frame header of a physical layer protocol data unit (PPDU), the legacy frame header comprising an indicator indicating that sub-PPDUs will be transmitted during a duration associated with transmission of a legacy PPDU; a second enhanced node comprising a second processor configured to receive the legacy frame header; and a third enhanced node comprising a third processor configured to receive the legacy frame header. |
US09661108B2 |
Per-request control of DNS behavior
In various embodiments, a user or subscriber of a domain name system (DNS) service that provides various DNS resolution options or features, such as misspelling redirection, parental filters, domain blocking, or phishing protection through the DNS process, can influence how requests for domain name (DNS) information are handled on a per-request basis. The user or subscriber may configure the DNS client software of their personal computer or configure their broadband router to provide control information to a DNS server with DNS resolution options that enables the DNS server to resolve DNS queries with the DNS resolution options on a per-request basis. As a result, the user can mitigate exposure to pop-ups, pop-unders, banner ads, fraudulent offers, malware, viruses, or the like, from websites using the domain name system. |
US09661103B2 |
Mobile device having improved polling characteristics for background applications
A method for managing applications configured for execution on a mobile device is provided. The method includes receiving one or more network access requests from one or more applications executing on the mobile device, determining that the mobile device is operating in a background mode, suppressing transmission to a network of the one or more network access requests based on the determination, and transmitting a subset of the one or more network access requests upon transition out of the background mode. |
US09661102B2 |
System and method for sharing data
A data sharing system includes at least one first client device, at least one second client device, and a hub equipment. The at least one first client device provides data. The at least one second client device receives data. The hub equipment receives data from the first client device using a first transmission protocol, and transmits the received data to the second client device using a second transmission protocol. |
US09661099B2 |
Resource arbitration in a converged multi-media environment
A data communication system, comprising an access control agent arranged on a network to allocate network resources on one or more UE (user equipment) devices on the network according to one or more parameters, the access control agent being remote from the UE. |
US09661098B2 |
Communication method of node overhearing content in content centric network and node
A communication method of a node in a content centric network, includes overhearing a content transmitted from another node, caching the overheard content, and providing the cached content in response to receiving a packet requesting the cached content. |
US09661089B2 |
Customized presentation of event guest lists in a social networking system
A user creates an event in a social networking system specifying a location, a time, and a guest list of other users invited to the event. The social networking system generates a page associated with the event that provides information about the event and identifies whether users have responded to invitations to the event. The content of the page may be customized for the user viewing the page to encourage the viewing user to attend the event. For example, the viewing user's relationship to and/or similar characteristics with other users on the guest list is determined and used by the social networking system to identify the users whose responses to invitations are shown to the viewing user via the page. Additionally, a notification method more prominently distributes acceptances of invitations to other users to encourage attendance. |
US09661072B2 |
Content-acquisition source selection and management
A plurality of sources storing portions of a digital content item that includes a plurality of pieces is identified. The plurality of sources includes one or more peer computers of a peer-to-peer network. For each piece of the plurality of pieces of the digital content item, that piece is acquired from a source. |
US09661070B2 |
Controlling the operation of server computers
A plurality of server computers in a network that includes load balancing processes to enhance performance employs a non-performance related variable, such as power consumption, and modifies the load balancing processes in response to the reading of the non-performance variable. Such variables do not affect the response and performance as perceived by a browsing client but do provide other advantages with in the environment as a whole. The non-performance related variable is employed such that one or more of said server computers are de-activated to reduce power consumption, and the load balancing processes balance load across the remaining active server computers. |
US09661060B2 |
Method, server and system for converging desktop application and web application
A method, Web server and computer system for converging a desktop application and a Web application. The method includes: in response to a request from a client user for using a target desktop application, starting a desktop application initialization process on the Web server and determining an appropriate corresponding hosting server for the user; preparing and provisioning desktop application environment on the corresponding hosting server and starting the target desktop application; transmitting the corresponding hosting server's address to the client to make desktop application interaction between the client and the corresponding hosting server; and in response to the completion of the desktop application interaction, stopping and exiting the target desktop application on the corresponding hosting server. The client user is provided with a unified Web console for accessing desktop applications and Web applications and Web files can be shared between the desktop applications and the Web applications. |
US09661059B2 |
System and method for zero latency browsing
A system replicates Internet websites on a large number of user computers having browsers. The system includes a gateway platform having a gateway server and a cache. In the broadcast mode, the gateway server periodically or continuously images broadcast data (e.g., popular websites), compresses the website images, and stores the compressed website images in the gateway cache. The gateway server then broadcasts all of the compressed broadcast data to all (millions) of the user computers over a broadcast device (such as a satellite), for subsequent display by the user in the browser. In the unicast mode, the user requests unicast data (e.g., less-popular websites or websites having highly user-customized information) at the browser. The gateway server images that one web page, compresses the unicast data, and transmits the compressed unicast data over the broadcast device substantially in real time to the one requesting user computer. |
US09661056B2 |
Modification free extension of web based applications
A system is described for creating a customized modification free extension of a software application. The software application can be an application configured to be executed in a runtime framework on a web browser. When the web browser launches the custom application, the base application can be identified and retrieved. Once retrieved, the web browser can merge the custom application and the base application and execute the resulting merged application. |
US09661055B2 |
Method and system for redirecting a client
A method and a system for redirecting a client are disclosed, the method including: sending by the client a request message to a redirect agent; returning by the redirect agent a first response message to the client, an identification of a second realm being carried in the first response message; sending by the client the request message to a second server in the second realm. The data are maintained and modified only on the redirect agent, so that the redirection service between different realms may be realized without upgrading or maintaining the client. In addition, because the number of redirect agents is much smaller than the number of clients, the operation and maintenance costs may be reduced greatly. |
US09661052B1 |
Reconfiguring a streaming application to reduce latency mismatches
A latency reconfiguration mechanism in a streams manager detects latency mismatches in a streaming application that affect the performance of the streaming application, and reconfigures the streaming application to minimize the latency mismatches. The reconfiguration can include fusing adjacent processing elements into a single processing element, co-locating adjacent processing elements on the same machine, moving processing elements and/or network links, adding parallel processing elements, and rearranging processing elements and/or network links to create more consistent latency paths. By minimizing latency mismatches and providing more consistent latency paths, the performance of a streaming application is increased by not having to perform significant reordering of data tuples. |
US09661051B2 |
Streamloading content, such as video content for example, by both downloading enhancement layers of the content and streaming a base layer of the content
Video streaming applications are a major contributor to the recent dramatic rise of data traffic in cellular networks. Mobile users in a cellular network often experience fluctuating data rates, which might affect the quality of video they view in a streaming service. Although replacing such video streaming services with video downloading/renting services could potentially allow such mobile users to enjoy consistently higher quality videos, such services typically cost a lot more than video streaming services because of legal copyright pricing and management issues. By downloading enhancement layers but streaming base layers of the content, mobile users can enjoy download-quality videos with a service (legally) classified as a streaming service. |
US09661050B2 |
Systems and methods for segmentation of content playlist and dynamic content insertion
This disclosure describes systems, methods, and computer-readable media related to segmenting media content playlist for dynamic insertion of non-entertainment content during a streaming session.A request for media content associated with a streaming session in a network may be received from one or more client devices. In response to the received request, a media content playlist may be identified. In response to the received request, a non-entertainment playlist may be identified, where the non-entertainment playlist comprises one or more references pointing to one or more non-entertainment content, the one or more references including at least a first reference pointing to a first non-entertainment content and a second reference pointing to a second non-entertainment content. the media content playlist may be segmented into one or more segments including at least a first segment and a second segment. the first reference may be appended to the first segment and the second reference may be appended to the second segment. the first segment and the appended first reference may be transmitted for consumption by the one or more client devices. based at least in part on a received indication, it may be determined to update the second non-entertainment content with a third non-entertainment content using the second reference. the second non-entertainment content may be updated with the third non-entertainment content. |
US09661048B2 |
Asset streaming and delivery
Asset streaming and delivery including intercepting, at an asset streaming client, a request to exploit an asset virtualized on the asset streaming client. The asset is identified and an asset snapshot of the asset is obtained. Portions of the asset needed to exploit the asset according to the intercepted request exploit the asset are determined from an asset snapshot of the asset. The portions of the asset needed to exploit the asset according to the intercepted request are obtained and the asset is exploited according to the intercepted request using the portions of the asset. |
US09661045B2 |
System and methods for dynamic transcoder rate adaption for adaptive bit rate streaming
A system and methods for providing dynamic transcoder rate adaption for an adaptive bit streaming function is described. In a first embodiment, a client may select from all available bit rates during the encoding session, wherein the bit rates are provided to the client via a manifest file from a media gateway. In a second embodiment, a subset of the bit rates are provided to the client, from which a client chooses a selected bit rate. The encoding session continues until a request for a new bit rate is received from the client, at which time a new subset of bit rates are generated. This new subset of bit rates is presented to the client, and this loop continues until the termination of the encoding session. |
US09661040B2 |
Collaboration processing apparatus, collaboration processing system, and program
A collaboration processing apparatus that is connected to plural electronic apparatuses, receives a request from an application installed in the collaboration processing apparatus, and controls the electronic devices based on the received request to perform a collaboration process by causing the application and the electronic devices to collaborate, includes a capability information providing unit which receives an acquisition request for information related to capability of the electronic device via a previously defined interface and provides the information related to the capability of the electronic devices in response to the received acquisition request; and an execution controlling unit which receives the execution request based on the information of the capability from the application, to which the information related to the capability is provided by the capability information providing unit, via the previously defined interface, and controls the electronic devices based on the received execution request. |
US09661039B2 |
Recommending resources to members of a social network
Systems and methods for presenting recommendations for resources to be used by members in learning about and/or acquiring a skill are described. In some example embodiments, the systems and methods receive information associated with a skill from a member of a social network, identify members of the social network that are associated with the skill, receive information from the identified members of the social network that identifies one or more resources associated with the skill, and generate a list of recommended resources that is based on the information received from the identified members of the social network. |
US09661037B2 |
Method, apparatus, and computer readable medium for transferring a collaboration session
A method for transferring a collaboration session from a handheld device to a multimedia endpoint by encoding session data for the collaboration session and/or instructions into an optically machine-readable representation of data, displaying the data on a display of the handheld device, and optically providing the data to a multimedia endpoint the collaboration session is to be transferred to. The multimedia endpoint may send a message to a server upon detecting the data, causing the server to transfer the collaboration session, based on the session data in the message. Alternatively, the multimedia endpoint establishes a session with another multimedia endpoint based on the instructions and/or session data. |
US09661032B2 |
Client and a method in a client in a communication network for providing a service
A client and a method in a client in a communication network comprising a core network, for providing a communication service, is provided. The method comprises receiving a session setup request from an originating party, requesting a session with a destination party. The setup request comprises a capability indication associated with the originating party and a session type indication. The method further comprises determining capabilities of devices in a first communication context associated with the destination party and comparing the capabilities of the devices in the first communication context to the capability indication and to the session type indication in the received request Still further, the method comprises determining a level of correspondence between the capability indication and the session type indication, and the capabilities of devices in the first communication context, and indicating a device in the first communication context having a suitable level of correspondence to the capability indication associated with the originating party and the session type indication. |
US09661027B2 |
Informational enrichment for interactive systems
Interactive services are enhanced by intercepting a session initiation protocol message used to initiate a bidirectional communication and in transit to a networked recipient computer that provides interactive services for the bidirectional communication to be initiated. Supplemental information is obtained based on information in the session initiation protocol message in order to provide to the networked recipient computer of the bidirectional communication to be initiated. A computer processor of an intermediary computer is used to insert the supplemental information into the session initiation protocol message. The session initiation protocol message is routed with the supplemental information inserted to the networked recipient computer that provides the interactive services for the bidirectional communication to be initiated. |
US09661026B2 |
Applying security policy to an application session
Applying a security policy to an application session, includes recognizing the application session between a network and an application via a security gateway, determining by the security gateway a user identity of the application session using information about the application session, obtaining by the security gateway the security policy comprising network parameters mapped to the user identity, and applying the security policy to the application session by the security gateway. The user identity may be a network user identity or an application user identity recognized from packets of the application session. The security policy may comprise a network traffic policy mapped and/or a document access policy mapped to the user identity, where the network traffic policy is applied to the application session. The security gateway may further generate a security report concerning the application of the security policy to the application session. |
US09661024B2 |
Configuring applications and policies in non-cooperative environments
The present invention extends to methods, systems, and computer program products for configuring applications and policies in non-cooperative environments. Embodiments of the invention provide the ability to configure non-cooperative applications and operating systems to comply with a policy. For example, applications and operating systems at a user's (e.g., an information worker's) personal device (e.g., smartphone) can be appropriately configured to provide more secure access to a corporate IT infrastructure. An IT worker can programmatically repackage an application to comply with a policy, deploy it to a user's personal device, and adjust the application's behavior during execution to comply with the policy. Adjusted behavior can include injecting custom user interfaces into an application to support various scenarios. Injecting a custom user interface can be facilitated by tracking visual context for an application across one or more displays and switching between the application's visual context and the custom user interface. |
US09661023B1 |
Systems and methods for automatic endpoint protection and policy management
A computer-implemented method for dynamically adjusting server settings is described. In one embodiment, at least one parameter of a status of a server that diverges from a corresponding baseline setting of a policy maintained by the server may be identified. An adjustment to the baseline setting of the policy may be calculated based at least in part on the divergent parameter. The baseline setting of the policy may be adjusted according to the calculated adjustment. A command may be issued to send data representative of the adjusted baseline setting of the policy from the server to a client to update a user profile. |
US09661022B2 |
System and method for authorizing devices joining a network fabric
A control unit that is configured to instruct a device to implement a limitation on a port and broadcast a controller address. The control unit is further configured to receive first identification information associated with a second device connected to the port from the device, the first identification information being addressed to the controller address. Additionally, the control unit is configured to establish a communication link with the second device through the device and the port, receive second identification information associated with the second device over the communication link, determine whether the second device is authorized based on a policy, determine whether the first identification information and second identification information match, and instruct the first device to remove the limitation on the port in response to determining that the second device is authorized and that the first identification information matches the second identification information. |
US09661016B2 |
Data center infrastructure management system incorporating security for managed infrastructure devices
A system is disclosed for enhancing detection of a security threat to a managed infrastructure device operating within a data center. The system may have a data center infrastructure management (DCIM) system for monitoring operation of the managed infrastructure device. The DCIM system may include a remote access appliance for communicating with the managed infrastructure device. The managed infrastructure device may include an on-board computer. The remote access appliance may include an engine configured to detect if information to be communicated to the on-board computer poses a security threat to the managed infrastructure device. |
US09661012B2 |
Systems and methods for identifying information related to payment card breaches
Approaches for determining a potential merchant breach are described. A system can acquire card transaction data from one or more sources such as merchants or financial institutions, in some instances at a predetermined time interval. Cards associated with the card transaction data can be analyzed to determine the health of a particular card, including the likelihood that the particular card has been compromised. A set of cards are accumulated, and their associated health data is stored. Based on the information obtained from a source, and the health associated with a set of cards, a potential date where a merchant was breached can be determined and fraudulent purchases can be prevented. |
US09661006B2 |
Method for protection of automotive components in intravehicle communication system
Methods and systems for mitigating cyber attacks on components of an automotive communication system are disclosed. These methods and systems comprise elements of hardware and software for receiving a frame; determining whether the frame potentially affects correct operation of an automotive component; and, taking protective action. |
US09661004B1 |
Systems and methods for using reputation information to evaluate the trustworthiness of files obtained via torrent transactions
A computer-implemented method for using reputation information to evaluate the trustworthiness of files obtained via torrent transactions may include (1) identifying a torrent file that includes metadata for facilitating a torrent transaction for obtaining a target file via a peer-to-peer file-sharing protocol, (2) identifying at least one entity involved in the torrent transaction, (3) obtaining reputation information associated with the entity involved in the torrent transaction, wherein the reputation information identifies a community's opinion on the trustworthiness of the entity, (4) determining, based at least in part on the reputation information associated with the entity involved in the torrent transaction, that the target file represents a potential security risk, and then (5) performing a security action on the target file. Various other methods, systems, and computer-readable media are also disclosed. |
US09661001B2 |
User interface for selection of multiple accounts and connection points
Embodiments of the present disclosure provide a user interface that enables a user to more easily identify servers that may be used to set access permissions for content items. The method and system described herein includes receiving user credentials that are associated with a user. In response to receiving the user credentials, one or more servers associated with the user credentials are displayed. The one or more servers are configured to manage information rights for a content item created by the user. Upon receiving a selection of one of the one or more servers, a list of one or more templates supported by the selected server is displayed to the user. The one or more templates identify information rights that may be applied to the content item. |
US09660999B2 |
Discovery and connection to a service controller
The claimed subject matter includes techniques for discovering to and connecting to a service controller. The claimed subject matter may disclose a processor and a memory of a service controller to store connection information, an access credential, and an access credential hash. A beacon broadcaster to broadcast the connection information and the access credential hash to a client device, may also be disclosed. The present disclosure may also include an access credential director to send the access credential to an out-of-band communicator. The present disclosure may also include a client connector to receive a connection request from the client device and allow access to a client device based on the client device's use of the connection information. |
US09660997B2 |
Access permissions entitlement review
A system for operating an enterprise computer network including multiple network objects, said system comprising monitoring and collection functionality for obtaining continuously updated information regarding at least one of access permissions and actual usage of said network objects, and entitlement review by owner functionality operative to present to at least one owner of at least one network object a visually sensible indication of authorization status including a specific indication of users which were not yet authorized by said at least one owner of said at least one network object. |
US09660990B2 |
Temporarily providing higher privileges for computing system to user identifier
A root user identifier of a computing system is disabled. Thereafter, and in response to determining that a problem with the computing system requires root privileges to the computing system to solve, a code patch for installation on the computing system is received from a third party. The code patch is installed on the computing system, resulting in a user identifier temporarily having the root privileges to the computing system. The user identifier is different than the root user identifier is. A password for the user identifier is provided to the third party to permit the third party to solve the problem with the computing system using the root privileges, via the user identifier temporarily having the root privileges to the computing system. The code patch is computer code installable on the computing system. |
US09660989B1 |
Internet-wide identity management widget
Internet-wide identity management is described, including providing a user interface associated with a service provider; receiving, by an identity provider, a request to login a user associated with the service provider, the service provider being different from the identity provider; providing, by the identity provider to the service provider, a login status indicating that the user is authenticated, wherein, based on the login status, the user is authorized by the service provider to access a service provided by the service provider; and providing a widget associated with the login status, the widget being configured to present one or more settings associated with the user, including a first setting and a second setting, wherein the first setting is used by the service provider and the second setting is used by another service provider and not used by the service provider, and the another service provider is different from the identity provider. |
US09660986B2 |
Secure access method and secure access device for an application program
A secure access method for an application (app) program is to be implemented by a secure access device, which includes first authentication data and a first control regulation. The secure access method includes the steps of making a determination as to whether a to-be-authenticated app program, which is executed in an operating system, is provided with the first authentication data and the first control regulation; and, when a result of the determination is negative, identifying the to-be-authenticated app program as an unauthenticated illegitimate app program, and disallowing the illegitimate app program to access a to-be-accessed device. |
US09660982B2 |
Reset and recovery of managed security credentials
Disclosed are various embodiments for management functions relating to security credentials. Account data, which includes multiple security credentials for multiple network sites for a user, is stored in an encrypted form. A request to temporarily change the account data is obtained from a client. The request specifies a master security credential for accessing the account data. In response to the request, the multiple security credentials for the account data are changed to a single temporary security credential, as specified by a user. After an expiration period expires, the multiple security credentials are automatically reset to a plurality of different security credentials. |
US09660975B2 |
Method and apparatus for identity federation gateway
Techniques for an ID federation gateway include determining whether a user associated with a request for a particular network resource is to be identified by the provider of the particular service or by a different party. The service also comprises causing the different party to provide identification data that indicates an identity for the user, if the user is to be identified by the different party. The method further comprises causing user credentials data, based on the identification data, to be sent to an authentication process of the provider for a set of one or more network resources that includes the particular network resource requested by the user, if the data indicates that the user is successfully identified. |
US09660970B1 |
Cryptographic key distribution
An HSM management hub coordinates the distribution and synchronization of cryptographic material across a fleet of connected hardware security modules (“HSMs”). Cryptographic material is exchanged between HSMs in the fleet in a cryptographically protected format. In some examples, the cryptographic material is encrypted using a common fleet key maintained by the HSMs in the fleet. In other examples, the cryptographic material is protected using asymmetric cryptographic keys that are associated with the members of the HSM fleet. The HSM management hub may be used to divide the HSM fleet into subdomains by providing domain keys to subsets of HSMs within the HSM fleet. Cryptographic information that is encrypted with particular domain keys can be distributed across the entire HSM fleet, and restricted to use by authorized HSMs that are in possession of the particular domain keys. |
US09660967B1 |
Big data markers for stream labeling, identification and decoding
Embodiments are directed towards a big data marker (BDM) model that provides label support, seeking, and decoding of arbitrary positions within small or large data streams. The features of the BDM model may be provided by a library having an easy-to-use application programming interface. The library may be considered an extension to existing data optimization and/or data encryption codecs that provides additional labeling and random access capabilities for encoding and decoding. The library enables labeling and seeking of single or multiple labels associated with various positions in a data stream, and allows encoding and decoding of full or partial streams. The library may be used with applications that already manage big data sets for archiving, logging, or backups. The library can also extend the capabilities of existing codecs by enabling the inclusion of labels and random access encoding/decoding via a common programming interface. |
US09660963B2 |
Adaptive encryption optimization
Adaptive encryption optimization is disclosed. A first secure tunnel is established between a device and a node. It is determined that a second secure tunnel between an application on the device and a server has been established. The second secure tunnel is established at least in part using the first secure tunnel. The first secure tunnel is removed based at least in part on the determination that the second secure tunnel has been established. |
US09660962B2 |
Network-attached storage gateway validation
An indication to validate operation of a network-attached storage gateway is received. The network-attached storage gateway communicatively couples a client and an object store. a virtual namespace is generated based, at least in part, on a network-based file system implemented by the network-attached storage gateway. A first file system entity is selected from the virtual namespace. A first identifier of the first object in the object store is determined. The first object corresponds to the first file system entity. The first object is retrieved from the object store based, at least in part, on the first identifier. The first object is retrieved by bypassing the network-attached storage gateway. It is determined whether the first object matches the first file system entity. |
US09660957B2 |
Information processing apparatus and recording medium
An information processing apparatus includes plural network interfaces, a specifying unit, a setting unit, and an assigning unit. The plural network interfaces include a first network interface for connection of the apparatus to a network, and a second network interface for direct wireless connection of another device to the apparatus. The specifying unit specifies a subnet by way of which data transmitted from the first network interface pass. The setting unit sets a network address that belongs to a subnet that is different from the specified subnet to the second network interface. The assigning unit assigns a network address that belongs to a subnet that is the same as the network address set to the second network interface to the other device. |
US09660951B1 |
Content sharing based on social graphing
The subject matter of this specification can be embodied in, among other things, a method that includes generating a data structure that links users based on social relationships and permits a first user to target content to other users that are linked to the first user via a social relationship. |
US09660950B2 |
Sharing television and video programming through social networking
In particular embodiments, one or more computer systems of a social-networking system determine identities of one or more users in proximity to a display device and query a social graph of the social-networking system for social content associated with the determined identities. The social graph includes nodes and edges connecting the nodes. The nodes include user nodes that are each associated with a particular user of the social-networking system. The one or more computer systems of the social-networking system identify, using the social content, recommended media content for the one or more users in proximity to the display device and provide a playlist for display on the display device. The playlist includes the recommended media content for the one or more users in proximity to the display device. |
US09660948B2 |
Rule-based rate limiting
Methods, devices, and machine-readable media are provided to perform rule-based rate limiting. As provided in this disclosure, this may include receiving a message en route to a destination, determining one or more parameters of the message, and determining whether the parameters of the message match parameters of a rule that specifies taking a first action when more than some number of messages having those parameters are received within a specific amount of time. When the one or more parameters of the message match the one or more parameters of the first restriction rule, a sliding window counter that indicates a total number of corresponding messages received within the amount of time may be incremented. When the first sliding window counter exceeds the first number of messages, the specified action may be taken. |
US09660946B2 |
System and method for managing files to be attached to or detached from an electronic mail
A system and method for identifying specific locations where to attach or detach e-mail attachments based on e-mail storage locations is disclosed. The method allows to search in a mail-attachment connection table all the attachment locations that are in relation to the e-mail where the attachment is to be attached to or to be detached from and to present to a user all attachment locations that have a relevance for the attach/detach operation. |
US09660945B2 |
Messaging system and method
A method of cross-platform messaging including receiving, by a messaging system, at least one initial message having a message format, an initial message layout and data indicative of at least one user associated with the at least one initial message, and before delivery to a destination communication device associated with the at least one user, converting, by the messaging system, an initial message into an adapted message, and facilitating, by the messaging system, delivery of the adapted message to the destination communication device. The adapted message is characterized by, at least, an adapted message layout, and the adapted message layout differs from the initial message layout in a characteristic associated with respective message layout such as number of media objects, a graphical image of a media object, a size of a placeholder related to a media object, and a location of a media object within a respective message layout. |
US09660944B1 |
Agent-assisted and directed web-channel customer care apparatus, method, and computer program
An agent-assisted and directed web-channel customer care apparatus, method, and computer program is provided to receive, from a first device, an inbound message via an inbound messaging channel and create a web session utilizing a web session server. Session identification is received from the web session server and a unique identifier is transmitted to the first device in order for a second device to connect to an agent device via a web session. Communications is simultaneously maintained with the first and second device via the inbound messaging channel and the web session. |
US09660943B2 |
Messaging based signaling for communications sessions
According to one embodiment of the present invention, a system for providing call signaling services to client devices transmits a start channel message on a service topic from a first client device to a service instance. The system publishes from the service instance to the client devices a channel message including a channel topic. The service instance subscribes to the service topic and an associated channel topic. Each client device subscribes to a corresponding client topic. The system transfers signaling information between the client devices and the service instance by publishing signaling information to a channel topic and client topics to establish a communication channel between the client devices. The system communicates between the client devices by publishing information over the communication channel. Embodiments of the present invention further include a method and computer program product for providing call signaling services in substantially the same manners described above. |
US09660942B2 |
Automatic buffer sizing for optimal network-on-chip design
The present disclosure relates to automatic sizing of NoC channel buffers of one or more virtual channels to optimize NoC design, SoC design, and to meet defined performance objectives. The present disclosure further relates to a NoC element such as a router or a bridge having input ports associated with input virtual channels, and output ports associated with output virtual channels, wherein, aspects of the present disclosure enable sizing of any or a combination of the width of the input virtual channel(s), width of the output virtual channel(s), buffer(s) associated with input virtual channels, and buffer(s) associated with output virtual channels. In another aspect, the sizing can be performed based on one or a combination of defined performance objectives, throughputs of the input virtual channels, and throughputs of the output virtual channels, load characteristics, bandwidth characteristics of each input/output channel, among other like parameters. |
US09660941B2 |
Techniques for scalable and foolproof virtual machine move handling with virtual port channels
Techniques are provided for managing movements of virtual machines in a network. At a first switch, a virtual machine (VM) is detected. The VM is hosted by a physical server coupled to the first switch. A message is sent to other switches and it indicates that the VM is hosted by the physical server. When the first switch is paired with a second switch as a virtual port channel (vPC) pair, the message includes a switch identifier that identifies the second switch. A receiving switch receives the message from a source switch in the network comprising a route update associated with the VM. A routing table of the receiving switch is evaluated to determine whether the host route is associated with a server facing the physical port. The message is examined to determine it contains the switch identifier. |
US09660939B2 |
Protection switching over a virtual link aggregation
One embodiment of the present invention provides a switch. The switch comprises one or more ports and a link management module. The link management module operates a first aggregate link group as an active aggregate link group of a protected virtual link aggregation. This protected virtual link aggregation operates as a single logical channel. An aggregate link group comprises a plurality of logically aggregated links. The first aggregate link group, which represents the logical channel, comprises at least a first port of the one or more ports of the switch. The link management module also operates a second aggregate link group of the protected virtual link aggregation as a standby for the first aggregate link group. The second aggregate link group comprises at least a second port of the one or more ports of the switch. Forwarding is enabled via the first port and disabled via the second port. |
US09660936B2 |
Method and apparatus for supporting reprogramming or reconfiguring
A method includes setting a first indicator to a first value, which causes an apparatus to stop receiving traffic from a traffic source. At least one register is accessed to read or write at least one new value, and a second indicator is set indicating that accessing of the at least one register has completed. The first indicator is set to a second value. When the first indicator has the second value and the second indicator is set, the apparatus is again allowed to receive traffic from the traffic source. |
US09660934B2 |
Method and system for handling subscribers' network traffic
A method for handling subscribers' network traffic between a CPE (customer premises equipment) and a broadband access network includes establishing a subscriber session between the CPE and a BNG (broadband network gateway, an entity within the broadband access network), to set up a network route between the CPE and the BNG. Data transmitted within the subscriber session are encapsulated into protocol frames. A NCE (network control entity) acquires a state of the subscriber session and updates network policies in at least one network entity on the network route based on the state of the subscriber session. A DEM (dynamic encapsulation module) decides, based on a DEM configuration, whether data sent to the broadband access network are encapsulated data within the subscriber session or are non-encapsulated data outside the subscriber session. The data are transmitted on a part of the network route and are handled according to the network policies. |
US09660931B2 |
Method and apparatus for receiving or transmitting radio frequency (RF) signal
A method and apparatus for receiving or transmitting a radio frequency (RF) signal are disclosed. A method for receiving a downlink signal by a user equipment (UE) in a Time Division Duplex (TDD) wireless communication system supporting Coordinated Multi-point transmission and reception (CoMP) includes: acquiring information of a time-resource region to which a downlink signal for the CoMP is transmitted, for at least one cell, and receiving a downlink signal for the CoMP signal for the CoMP on the basis of the acquired information, wherein the time-resource region information includes a length of a time region contained in a specific subframe to which the downlink signal for the CoMP is transmitted. |
US09660930B2 |
Dynamic data server nodes
A system of dynamically-instantiated data server components provides access to a data repository. Different data server components are assigned to different data collections in the repository. A distribution component receives messages and, based on data collection identifiers associated with the messages, routes the messages to corresponding data server components. Based on the messages, the data server components perform data operations with respect to their corresponding data collections. Data server components may be terminated when their assigned data collections are not in use. When an incoming message is associated with a data collection for which no data server component exists, the distribution component dynamically instantiates a new data server component for the data collection. In an embodiment, data server components make working copies of their respectively assigned data collections in a high-speed memory. By terminating inactive data server components, the system makes room in the memory for active data collections. |
US09660924B2 |
Determining a maximal size of packets
Packets from a first network entity to a second network entity are received. A maximal size of packets from the second network entity to the first network entity is determined based on information in the received packets. |
US09660922B2 |
Network assisted rate shifting for adaptive bit rate streaming
Techniques are provided for adjusting or modifying content request messages in a video streaming environment. An aggregation device is configured to receive a content request message from a client device. The content request message has a request for a first content file of a video stream of a content file type with a first bit rate. The aggregation device determines the first bit rate. The aggregation device then accesses a database that stores a plurality of content files of the content file type at a corresponding plurality of bit rates and determines all available bit rates of the content file type. Network conditions are analyzed for client devices to determine whether the content request message should be adjusted to request a second content file with a second bit rate that is lower than the first bit rate. |
US09660920B2 |
Switched data transmission system that may be used in particular in avionics applications
This switched data transmission system, particularly for use in avionics applications, of the type comprising a plurality of electronic devices and equipment units adapted for transmitting discrete messages over a transmission network, and in which each of the devices and equipment units is connected to a network switch, the switches being connected to each other by means of data transmission links so as to form a physical topology of a loop network, each message being associated with information regarding data flow priority in the network comprising of functional priority information, is characterized in that each message is also associated with information regarding temporal priority of data flow in the network. |
US09660917B2 |
System and method for remotely controlling network operators
A system and method for controlling communications networks. Network performance information is gathered from a first communications network using performance information packet data packets. A network operator of the first communications network is controlled from a secondary communications network using the performance information packet data packets. Changes to the network operator are implemented based on instructions included in the performance information packet data packets. |
US09660916B1 |
Unfusing operators from a streaming processing element to avoid congestion
A streams manager determines when congestion is happening or is predicted to happen in a streaming application, and in response, unfuses one or more operators in the streaming application from its processing element. The selection of which operators to unfuse in which processing elements is made using suitable unfuse criteria, which may include selecting operators that do not maintain state, selecting operators that have a threaded port or queue preceding the operator, selecting operators at natural boundaries, and inserting queues before operators to be unfused. Once one or more operators are unfused, the streams manager can take action to enhance performance of the unfused operator(s). For example, the streams manager can allocate additional resources to the unfused operators, can create clones of unfused operators that process tuples in parallel, can move one or more unfused operators to a public cloud, etc. |
US09660915B2 |
Congestion control for tunneled real-time communications
A system performs congestion control functionality for real-time communications (“RTC”). The system establishes a tunnel by a tunneling server with a tunneling client of a user equipment (“UE”). The system receives a request from the UE to enable the congestion control functionality for an inner socket of the tunnel. The system sends a response back to the UE to indicate that the congestion control functionality is enabled for the inner socket. The system then monitors congestion conditions at an outer transport layer of the tunnel and executes the congestion control functionality at an inner transport layer of the tunnel based on the congestion conditions at the outer transport layer of the tunnel. |
US09660914B1 |
System and method for providing congestion notification in layer 3 networks
A system and method is provided for sending congestion notification messages through L3 networks and implementation of QCN in L3 switches. For example, according to this system and method, an L3 switch receives one or more data packets, and determines, based on the received one or more data packets, whether the L3 switch is congested. If the L3 switch is congested, it generates a congestion notification message, the congestion notification message including an Internet Protocol (IP) header, the IP header identifying a source of the one or more received data packets as its destination. The L3 switch sends the congestion notification message to the source of the one or more received data packets using information in the IP header. |
US09660911B2 |
Method for sending an acknowledgement to an ingress mesh point in a mesh network and a medium access control frame format
The present invention relates to a method for confirming the delivery of a data packet in a mesh network by sending an acknowledgement (ACK) to an ingress mesh point (IMP). A mesh network comprises a plurality of mesh points that are wirelessly linked together. A data packet sent by a station (STA) is received by an IMP. A MAC frame is generated for transmission of the data packet and the frame is forwarded to an egress mesh point (EMP) in order to provide a service by the mesh network. The MAC frame includes a field comprising an IMP address and an EMP address. When the EMP, (or optionally an intermediate mesh point), receives a data packet successfully, the EMP or the intermediate mesh point sends an ACK to the IMP or preceding mesh point. |
US09660908B2 |
Method and apparatus for processing UDP data packets
A method and apparatus for processing a plurality of data packets. A data packet is received. A determination is made as to whether a portion of the data packet follows a selected digital recorder standard protocol based on a header of the data packet. Raw data in the data packet is converted into human-readable information in response to a determination that the portion of the data packet follows the selected digital recorder standard protocol. |
US09660907B2 |
System and method for transmitting an alert using a network virtualization using generic routing encapsulation (NVGRE) tunneling mechanism
A data packet comprising a header, the header having a format associated with a Network Virtualization Using Generic Routing Encapsulation (NVGRE) technology is generated at an originating tunnel end point device in a network. A predetermined bit in a reserved portion of the header is set to a predetermined value. In one embodiment, the reserved portion comprises a Reserved0 portion of the data packet. The data packet is then transmitted. |
US09660903B2 |
Method and system for inserting an openflow flow entry into a flow table using openflow protocol
A method for inserting an OpenFlow flow entry into a flow table is disclosed. In the embodiment, the method involves receiving a flow mod message at an OpenFlow-enabled switch, the flow mod message including a cookie field, decoding an OpenFlow flow entry from the flow mod message, identifying a flow table from the cookie field, and inserting the decoded flow entry into the flow table. |
US09660899B2 |
End-to-end multipathing through network having switching devices compatible with different protocols
A first cluster includes first switching devices that are compatible with a software-defined networking (SDN) protocol. A second cluster includes second switching devices within or partially overlapping the first cluster. Each second switching device is compatible with a protocol for an open systems interconnection (OSI) model layer. The first switching devices include one or more border switching devices located at a boundary between the first cluster and the second cluster. Each border switching device is also compatible with the protocol for the OSI model layer. The first switching devices effect first multipathing through the network except through the second cluster, and the second switching devices effect second multipathing just through the second cluster of the network. As such, the first switching devices and the second switching devices together effect end-to-end multipathing through both the first cluster and the second cluster of the network. |
US09660897B1 |
BGP link-state extensions for segment routing
Mechanisms are described by which link state “path” information can be collected from networks and shared with external components, such as routers or centralized controllers or path computation elements, using an exterior gateway protocol, such as the Border Gateway Protocol. That is, the link state information for multiple interior gateway protocol (IGP) routing domains is shared between external components using the exterior gateway protocol, such as BGP. As such, the techniques described herein allow link state information to be shared across different routing domains, such as routing and reachability information shared between different autonomous systems. The extensions described herein allow an exterior gateway protocol to be used to signal explicit path segments within IPG routing domains so as to set up an overall path that spans the multiple IPG routing domains. |
US09660896B2 |
System and method for loopback and network loop detection and analysis
A method of determining the presence of a loopback in one or more networks comprises storing information related to a test instance; sending a loopback detection beacon (LPDB) containing information related to the test instance from a port on an originating device; monitoring the port for a predetermined time period to detect LPDBs arriving at the port during the predetermined time period; and determining whether a detected LPDB contains information corresponding to the stored information, to detect the presence of a loopback. The method may determine whether a detected loopback is a port loopback, a tunnel loopback or a service loopback. The stored information related to the test instance may be deleted if an LPDB arriving at the port and containing information corresponding to the stored information is not detected within the predetermined time period. |
US09660894B2 |
Network analysis assistance device, network assessment device, network analysis assistance method, network assessment method, network analysis assistance program and network assessment program
A first electronic message collector collects electronic messages travelling on a first network and stores the electronic messages in a first storage. A second electronic message collector collects electronic messages travelling on a second network and stores the electronic messages in a second storage. An electronic message associator retains a mapping table in which the correlation, or similar, between electronic messages travelling from the first network to a gateway device and electronic messages travelling from the gateway device the second network are defined. The electronic message associator references the mapping table and associates the electronic messages stored in the second storage with the electronic messages stored in the first storage. From the result of the above-mentioned association, a status analyzer determines whether or not receipt of electronic message between the first network and the second network is accomplished normally. |
US09660892B2 |
System for selectively unifying overlapping networks to coordinate communication channel usage
A system including first and second network nodes that communicate with additional nodes in first and second networks, respectively, using a shared communication channel. In response to detecting presence of the first network node, the second network node transmits a first signal to the first network node including a predetermined sequence known to both the first and second network nodes. The first network node measures a strength of the transmitted signal based on knowledge of the predetermined sequence and calculates a throughput metric (throughput referring to amount of information transmitted per second) based on the measured strength. In response to the throughput metric being less than a unification threshold, the first network node selectively transmits a unification request to the second network node. The unification request invites the second network node to coordinate operation with the first network node to reduce interference between the first network and the second network. |
US09660888B2 |
Edge analytics query for distributed content network
A system and method for accelerating web page delivery is disclosed in one embodiment. Web content requests are made to an edge server of a first point of presence (POP) of a content delivery network (CDN). The web content has embedded resource links. The first POP can rewrite the embedded resource links to route requests for the embedded resource links to any POP in the CDN or even the origin server. In some embodiments, the first POP can decide if the first POP and/or another POP referenced in a rewritten embedded resource link should cache and/or accelerate the resource referenced in the embedded resource link. |
US09660887B1 |
Adaptive audio stream with latency compensation cross reference to other applications
A latency compensating adaptive jitter buffer method is implemented. In response to a queuing delay event being detected, the size of the jitter buffer is temporarily increased to receive all incoming audio packets up to a certain refill level. The method then produces audio playback using accelerated playback to reduce the jitter buffer size back to the nominal size. |
US09660886B1 |
Scalable network route analysis
This disclosure provides systems, methods and apparatus for providing a network verification system (NVS) to analyze and detect anomalies and errors within a network. The NVS requests forwarding tables from each of the switches within the network being analyzed, and generates directed forwarding graphs for each subnet within the network. Certain graph properties of the directed forwarding graphs are analyzed to detect anomalies or errors in the subnets represented by the directed forwarding graphs. In some implementations, the NVS can execute the generation of the directed forwarding graphs in parallel. In some implementations, the NVS can be implemented on a MapReduce system. |
US09660882B2 |
Selective convolution encoding of data transmitted over degraded links
In one embodiment, a system includes a processor and logic integrated with and/or executable by the processor, the logic being configured to cause the processor to determine that a link configured to transmit data between two end points in a networking system has become degraded, encode data prior to transmitting the data across the degraded link, and transmit the encoded data across the degraded link provided that data transmitted across a normal link is not encoded. In another embodiment, a method for selectively overcoming a degraded link in a networking system includes determining that a link configured to transmit data between two end points has become degraded, encoding data prior to transmitting the data across the degraded link, and transmitting the encoded data across the degraded link. |
US09660881B2 |
Method and system for determining signal penetration of one or more neighbor base stations
A method and system for determining signal penetration of one or more neighbor base stations is disclosed. The method comprises: receiving one or more measurement reports from one or more UEs associated with a serving base station, wherein the one or more measurement reports comprise signal strength values of the one or more neighbor base stations; identifying a location of each of the one or more UEs based on the one or more measurement reports; determining a distance between one or more pairs of UEs based on the location of the each UE; defining one or more penetration areas based on the one or more distances between the one or more pairs of UEs; and determining signal penetration in the one or more penetration areas based on the one or more pairs of UEs associated with each of the penetration areas. |
US09660880B2 |
Non-committal visitor stitching
Techniques are provided for transforming information about unique visits to a website or interactions with a mobile application by a single individual on different devices into unified analytical data representing these visits. One or more visitor stitching models can be used to quantify unique visits as belonging to the same person with a certain level of confidence. In addition to maintaining separate records for each unique visit, a unified record is generated, which represents a combination of the unique visits by the same person. Various analytics can then be performed on the unique and unified records. The unified records are favored over the separate data records wherever the stitching model corresponding to the unified record provides a certainty that meets or exceeds a user-specified confidence level. The visitor stitching model used for the analytics is considered non-committal because different models can be employed or none at all, depending on user preferences. |
US09660879B1 |
Flow deduplication across a cluster of network monitoring devices
Embodiments are directed to monitoring flows of packets over a network. If a network monitoring computer (NMC) in a cluster of NMCs observes a new network flow, the NMC may perform a variety of actions to determine the NMC that is responsible for monitoring the new network flow. Network traffic associated with the new network flow may be buffered in a non-transitory processor readable media. The new network flow may be registered with the plurality of NMCs, providing an identifier that corresponds to one NMC. Registering may include, assigning the NMC a responsibility to monitor the new network flow. If the identifier corresponds to the NMC that observed the new network flow, the network traffic associated with the new network flow is processed using that NMC. If the identifier corresponds to another NMC, the buffered network traffic is forwarded to the other NMC. |
US09660874B2 |
Devices and methods supporting content delivery with delivery services having dynamically configurable log information
A device supporting content delivery is configured to run at least one content delivery (CD) service of a plurality of CD services. The plurality of CD services include delivery services with dynamically configurable log information. |
US09660872B2 |
Scalable performance management system
A performance management system, having a peer-to-peer architecture, enables performance transparency in computer information systems, providing granular performance data and scalability. Peer appliances in a computer information system collect performance data. When a user requests a performance report, an originating peer appliance may determine which peer appliances contain the data required for the report and what data processing, if any, is required. The originating peer appliance may send requests indicating what data and what data manipulation processing is required. Each of the receiving peer appliances (including the originating peer appliance) may perform its own portion of the data processing. The originating peer appliance may receive resultant data from the peer appliances (including itself) and combine the resultant data into the requested report for the user. The performance management system distributes significant data processing across the peer appliances, avoids bottlenecks, and increases system scalability. |
US09660870B1 |
Systems and methods of soft patching security vulnerabilities
A method and apparatus for soft patching security vulnerabilities is provided. A method comprises: receiving, from a first researcher computer, a report of a security vulnerability that was identified in a computer program application that the first researcher computer accessed via a first web browser, the report comprising a record of actions performed by the first researcher computer and Document Object Model (DOM) events that the application outputted when the record of actions was generated; automatically generating a detection script comprising a set of requests associated with the security vulnerability from the record of actions, wherein the detection script, when executed by an intermediary computer that is between a network and a second researcher computer, causes the intermediary computer to detect that the second researcher computer is performing actions that are recorded in the record of actions in the application accessed via the first web browser, and, in response, causing the intermediary computer to drop at least some network traffic that is forwarded in the network toward the second researcher computer; sending the detection script to the intermediary computer. |
US09660862B2 |
Localizing faults in wireless communication networks
Various embodiments manage service issues within a wireless communication network. In one embodiment, a one or more call detail records associated with a set of wireless communication devices of a wireless communication network is received. A set of information within each of the one or more call detail records is compared to a baseline statistical model. The baseline statistical model identifies a normal operating state of the wireless communication network. At least one outlier call detail record in the one or more call detail records is identified based on the comparison. The at least one outlier call detail record indicates that at least one wireless communication device associated with the at least one outlier call detail record experienced one or more service issues. |
US09660859B1 |
Methods and systems for quantum ready computations on the cloud
The present disclosure provides methods, systems, and media for allowing access to quantum computers in a distributed computing environment (e.g., the cloud). Such methods and systems may provide optimization and computational services on the cloud. Methods and systems of the present disclosure may enable quantum computing to be relatively and readily scaled across various types of quantum computers and users at various locations, in some cases without the need for users to have a deep understanding of the resources, implementation or the knowledge that may be required for solving optimization problems using a quantum computer. Systems provided herein may include user interfaces that enable users to perform data analysis in a distributed computing environment while taking advantage of quantum technology in the backend. |
US09660858B2 |
Maintaining consistent globally unique identifiers via an asynchronous interface
Systems, methods, and computer-readable storage media for maintaining consistent globally unique identifiers (GUIDs) for content items accessible via an asynchronous interface in a multi-user network-based content management environment (storage environment). The example content management system can make a content item within a data storage available to an authorized user via the asynchronous interface, and receive, from a client device, content item change information derived from data generated by an operating system function at the client device. Then the content management system can analyze the content item change information to determine a corresponding action at the content management system, and implement the corresponding action on the server side. The content management system can optionally provide a confirmation of the corresponding action to the client device. |
US09660850B2 |
Apparatus for transmitting broadcast signals, apparatus for receiving broadcast signals, method for transmitting broadcast signals and method for receiving broadcast signals
A method and an apparatus for transmitting broadcast signals thereof are disclosed. The apparatus for transmitting broadcast signals comprises an encoder for encoding service data, a mapper for mapping the encoded service data into a plurality of OFDM (Orthogonal Frequency Division Multiplex) symbols to build at least one signal frame, a frequency interleaver for frequency interleaving data in the at least one signal frame by using a different interleaving-seed which is used for every OFDM symbol pair comprised of two sequential OFDM symbols, a modulator for modulating the frequency interleaved data by an OFDM scheme and a transmitter for transmitting the broadcast signals having the modulated data. |
US09660849B2 |
Demodulating frequency shift keying modulated input signal
A method of demodulating an FSK modulated input signal whose frequency varies between first and second frequencies. The input signal is delayed by a plurality of cycles, providing a second signal. A succession of phase reference signals having respective incrementally greater phase delays relative to the input signal are provided. Samples of the phase reference signals are taken at intervals determined by the second signal. A transition between the first and second frequencies is detected when the relative values of the samples of the phase reference signals remain constant during a plurality of intervals after varying. A high speed clock is not required to perform the demodulation. |
US09660848B2 |
Methods and structures to generate on/off keyed carrier signals for signal isolators
An oscillator for a signal isolator system includes a capacitor and an inductor connected in parallel, two pairs of cross-coupled switches and a control switch. The capacitor, the inductor and the cross-coupled switches form an oscillator. The control switch controls operation of the oscillator between an ON state and an OFF state in response to a data signal to be communicated across an isolation barrier. The inductor may be formed from a winding of an isolation transformer, which reduces component count as compared to a system that provides a separate inductor. Other embodiments may include a current-supplying kickstart circuit and a shorting transistor that can speed transition between the ON and OFF states. |
US09660846B2 |
High-speed serial data signal receiver circuitry
Circuitry for receiving a high-speed serial data signal (e.g., having a bit rate in the range of about 10 Gpbs and higher) includes a two-stage, continuous-time, linear equalizer having only two serially connected stages. Phase detector circuitry may be provided for receiving the serial output of the equalizer and for converting successive pairs of bits in that output to successive parallel-form bit pairs. Further demultiplexing circuitry may be provided to demultiplex successive groups of the parallel-form bit pairs to final groups of parallel bits, which can be quite large in terms of number of bits (e.g., 64 parallel bits). Another aspect of the invention relates to multiplexer circuitry for efficiently going in the opposite direction from such relatively large groups of parallel data bits to a high-speed serial data output signal. |
US09660844B2 |
Decision feedback equalizer
A decision-feedback equalizer (DFE) samples an analog input signal against M references during the same symbol time to produce M speculative samples. Select logic in the DFE then decodes N bits resolved previously for previous symbol times to select one of the M speculative samples as the present resolved bit. The present resolved bit is then stored as the most recent previously resolved bit in preparation for the next symbol time. The select logic can be can be programmable to accommodate process, environmental, and systematic variations. |
US09660838B2 |
Device and method for adaptive channel estimation
A method to be performed at a station configured to connect to a Long Term Evolution radio access network (LTE-RAN) to utilize enhanced Multimedia Broadcast Multicast Services using a Multicast-Broadcast Single-Frequency Network (MBSFN). The method including receiving a MBSFN subframe having a MBSFN subframe structure including a plurality of Orthogonal Frequency-Division Multiplexing (OFDM) symbols, a first one of the OFDM symbols having a first reference symbol inserted therein, a second one of the OFDM symbols having a second reference symbol inserted therein, determining a rate of change of channel conditions being experienced by the station and performing a non-destaggered channel estimation when the rate of change of channel conditions is greater than a predetermined threshold, the non-destaggered channel estimation using a first Channel Impulse Response (CIR) at the first OFDM symbol and a second CIR at the second OFDM symbol. |
US09660835B2 |
Bidirectional packet transfer fail-over switch for serial communication
Disclosed is a bidirectional packet transfer fail-over switch for serial communication. The bidirectional packet transfer fail-over switch for serial communication includes a memory configured to divide packet data, which is transmitted or received for bidirectional communication between a plurality of communication devices, in units of certain data, and store the divided data, and a control unit configured to receive a trigger signal, indicating whether the packet data is received, from the memory, determine a priority according to an order where the packet data is received, and transmit the packet data to another communication device. |
US09660827B2 |
System and method of switching from multicast to unicast calls
Described is a communication device which includes a receiver receiving a multicast communication including audio data and identification data identifying an initiator of the multicast communication, a memory, an audio output, a processor processing the multicast communication, sending the processed audio data to the audio output to be played to a user, sending the identification data to the memory to be stored and initiating a unicast communication with the initiator based on the identification data and a transmitter transmitting the unicast communication to the initiator. |
US09660826B2 |
Supporting low latency applications at the edge of wireless communication networks
Various embodiments manage data flow between at least one wireless communication device and at least one application executing at an edge of the wireless communication network. In one embodiment, a first flow regenerator disposed within the network generates a replicated set of data packets. The replicated set of data packets are a copy of a set of data packets being transmitted between an application disposed on a first node at an edge of the network and a wireless communication device. The first flow regenerator sends the replicated set of data packets to a second flow regenerator disposed in the network. The replicated set of data packets are sent to the second flow regenerator through at least a second node disposed between the first flow regenerator and the second flow regenerator. The second node is configured to perform one or more book-keeping operations on the replicated set of data packets. |
US09660824B2 |
Renewing an in-process meeting without interruption in a network environment
A method is provided in one example and includes establishing a connection with each of a first set of endpoints associated with meeting attendees, and establishing a first online meeting between the first set of endpoints associated with meeting attendees in which the first online meeting has a meeting identifier associated therewith. The method further includes receiving first context information associated with the first online meeting from at least one of the first set of endpoints associated with meeting attendees, and establishing a second online meeting between a second set of endpoints associated with meeting attendees without disconnecting at least one of the first set of endpoints associated with meeting attendees in which the second online meeting has the same meeting identifier as the first online meeting associated therewith. The method still further includes maintaining the first context information within the second online meeting. |
US09660822B1 |
Revealing connections for persons in a social graph
An on-line system utilizing a social graph allows users to establish an account with the system and establish connections to nodes in the system. The social graph uses system-provided nodes that are created and maintained by the system, so that users cannot edit the system-provided nodes. The system aggregates and analyzes the social graph to present information in ways useful to its users. For example, the system reveals connections between persons in the system, with a corresponding strength of each connection. |
US09660818B2 |
Advanced service-aware policy and charging control methods, network nodes, and computer programs
In a method carried out in a telecommunication network, a policy decision function provides an instruction to a policy enforcement function and/or a traffic detection function. Within the instruction, some service instances of a service are identified by the order according to which the service instances are started. The instruction also indicates: (i) a service instance level reporting rule according to which the policy enforcement function and/or traffic detection function should report, or should not report, information to the policy decision function after occurrence of an event relating to any one of the identified service instances; and/or (ii) a service instance level enforcement rule that the policy enforcement function and/or traffic detection function should enforce on a received packet relating to any one of the identified service instances. The invention also relates to network nodes and computer programs. |
US09660816B2 |
System and method for secure provisioning of an information handling system
Systems and methods for reducing problems and disadvantages associated with provisioning of information handling systems, including without limitation those associated with bare metal provisioning of information handling systems, are disclosed. A system may include a processor, and a memory and an access controller each communicatively coupled to the processor. The access controller may store an enterprise public key associated with an enterprise private key and a platform private key associated with the system. The access controller may be configured to: (i) authenticate communications received from a provisioning server communicatively coupled to the access controller based at least on an enterprise public certificate associated with the provisioning server and (ii) establish an asymmetrically cryptographic communications channel between the access controller and the provisioning server based at least on a platform public key associated with the platform private key, the platform private key, the enterprise public key, and the enterprise private key. |
US09660815B2 |
Securing a computing device accessory
Various embodiments are disclosed that relate to security of a computer accessory device. For example, one non-limiting embodiment provides a host computing device configured to conduct an initial portion of a mutual authentication session with an accessory device, and send information regarding the host computing device and the accessory device to a remote pairing service via a computer network. The host computing device is further configured to, in response, receive a pairing certificate from the remote pairing service, the pairing certificate being encrypted via a private key of the remote pairing service, and complete the mutual authentication with the accessory device using the pairing certificate from the remote pairing service. |
US09660814B2 |
Providing digital certificates
Systems, methods and devices for providing digital certificates are disclosed. In a method conducted at a remotely accessible server, a request, including an identifier, for a digital certificate is received. A communication address of a mobile device, having a certificate store module in communication therewith, associated with the identifier is then obtained. A request for a digital certificate is transmitted to the certificate store module via the mobile device and the certificate store module is configured to prompt a user thereof, via the mobile device, for a passcode before releasing the certificate. The digital certificate is received from the certificate store module via the mobile device in response to entry of a passcode into the certificate store module which corresponds to an offset stored in the certificate store module. The digital certificate is then transmitted to a communication device for use in digitally signing or encrypting a data message. |
US09660813B1 |
Dynamic privacy management for communications of clients in privacy-preserving groups
A server is configured to communicate with a group of clients over a network in one embodiment. The server maps the group of clients into a plurality of subgroups of bounded size, communicates to a given one of the clients information identifying the particular subgroup to which that client belongs as well as the other clients in that subgroup. The given client utilizes the communicated information to generate a ring signature over the corresponding subgroup of clients based on the communicated information. The subgroup size may be bounded to a minimum size and a maximum size in accordance with a variable privacy parameter. The server can increase or decrease the value of the parameter in order to provide respective increased or decreased privacy to the clients, by making it respectively more or less difficult to determine which client in a corresponding one of the subgroups produced the received ring signature. |
US09660809B2 |
Cross-site request forgery defense
An HTML document includes a JavaScript element that manages CSRF token use. When the HTML document is rendered, the JavaScript element asynchronously requests a CSRF token from the server. In response, the server generates a JWT using a keyed HMAC algorithm. The resulting JWT, which functions as a CSRF token, is returned to the user where it is stored in a protected variable inside the JavaScript element. The CSRF token is therefore stateless and isn't stored in a server-side repository. When the user later requests access to a server resource, the CSRF token is included in such request. This may be accomplished by adding a hidden input field that includes the CSRF token to the submission that's transmitted to the server. If the server cannot validate the received token using the HMAC key that was originally used to generate the token, the request is considered unauthorized and is not processed. |
US09660808B2 |
Communication protocol and method for authenticating a system
One aspect relates to a communication protocol for communicating between one or more entities, such as devices, hosts or any other system capable of communicating over a network. A protocol is provided that allows communication between entities without a priori knowledge of the communication protocol. In such a protocol, for example, information describing a data structure of the communication protocol is transferred between communicating entities. Further, an authentication protocol is provided for providing bidirectional authentication between communicating entities. In one specific example, the entities include a master device and a slave device coupled by a serial link. In another specific example, the communication protocol may be used for performing unbalanced transmission between communicating entities. |
US09660805B2 |
Methods and devices for securing keys when key-management processes are subverted by an adversary
The present invention discloses methods and devices for securing keys when key-management processes are subverted by an adversary. Methods include the steps of: upon receiving a creation request in the computing-environment, creating a secure key in at least one location in a computing environment by repetitively computing respective secure-key contributions: in at least one location; and in a set of N computing resources in the computing environment, wherein N is a non-negative integer; and applying the respective secure-key contributions to change a secure-key value, wherein: the respective secure-key contributions cannot be omitted or modified by at least one location; and the secure key is never revealed to the computing resources; thereby enabling the computing resources in the computing environment to ensure that the secure key is truly random; wherein at least one location is a region of memory located in a computing resource operationally connected to the computing-environment. |
US09660801B2 |
Methods and devices for key management in an as-a-service context
The present invention discloses methods and devices for key management in an as-a-service (aaS) context. Methods include the steps of: upon receiving a creation request in a provider computing-environment, creating a specific key in at least one location in the provider computing-environment by repetitively computing respective specific-key contributions: in a set of N computing resources in the provider computing-environment; and in a set of M customer locations in a customer computing-environment; and applying the respective specific-key contributions to change a specific-key value in the computing resources, wherein the respective specific-key contributions are never revealed to any computing resources, and to any customer locations, other than respective contributors; wherein at least one location is a region of memory located in a computing resource operationally connected to the provider computing-environment, wherein the customer locations are regions of memory located in a computing resource operationally connected to the customer computing-environment. |
US09660799B1 |
Changing the clock frequency of a computing device
Techniques for enabling a rapid clock frequency transition are described. An example of a computing device includes a Central Processing Unit (CPU) that includes a core and noncore components. The computing device also includes a dual mode FIFO that processes data transactions between the core and noncore components. The computing device also includes a frequency control unit that can instruct the core to transition to a new clock frequency. During the transition to the new clock frequency, the dual mode FIFO continues to process data transactions between the core and noncore components. |
US09660798B2 |
Direct digital frequency generation using time and amplitude
This application discusses, among other things, apparatus and methods for sharing a local oscillator between multiple wireless devices. In certain examples, an apparatus can include a central frequency synthesizer configured to provide a central oscillator signal having a first frequency, a first transmitter, the first transmitter including a first transmit digital-to-time converter (DTC) configured to receive the central oscillator signal and to provide a first transmitter signal having a second frequency, and a first receiver, the first receiver including a first receive DTC configured to receive the central oscillator signal and to provide a first receiver signal having a first receive frequency. |
US09660794B2 |
Bi-directional full-duplex lock system applied in data transmission interface and operating method thereof
A bi-directional full-duplex lock system applied in a data transmission interface of a liquid crystal display is disclosed. The data transmission interface includes a transmitter and a receiver. The bi-directional full-duplex lock system includes a detection module and a control module. The detection module detects a transmitter link state of transmitter and a receiver link state of receiver respectively. The control module controls transmitter to transmit a lock signal to receiver, controls receiver to transmit the lock signal to transmitter, and controls one receiver to transmit the lock signal to another receiver. The lock signal relates to transmitter link state and receiver link state. When transmitter transmits the lock signal to receiver, a phase of the lock signal will be reversed for the receiver to detect whether its own frequency is correct. |
US09660793B2 |
Leveraging full duplex for rate adaptation in wireless LANs
Techniques for presenting communication between two or more stations in a WLAN environment are provided. Specifically, methods are presented, that when taken alone or together, provide a device or group of devices with an efficient way for fast rate adaptation based on full duplex functionality, increasing link and network throughput. The present disclosure includes a method that provides a fast rate adaptation by leveraging full duplex in order to get immediate channel quality feedback. |
US09660791B2 |
Apparatus and method for discontinuous reception in mobile telecommunication system
A communication apparatus and method for performing discontinuous reception in a mobile communication system is provided. The communication apparatus continues to turn on a receiver during a reception-on (Rx-on) period associated with persistent resource allocation to receives a packet, and receives a retransmission packet transmitted through the persistent resources at the Rx-on period spaced from the Rx-on period by a processing time of the retransmission packet given taking into account feedback information determined according to a reception error of the packet. |
US09660790B2 |
Method for managing HF frequencies in broadband use
A method for managing the HF frequencies in a broadband communication network, comprises the following steps: determining the range of passing frequencies for a user for a given link and SLA service; establishing the set of authorized frequencies S″ in the transmission range of the user with the different power and modulation configurations for each frequency; analyzing the received spectrum in order to determine the frequency or frequencies already used and deciding, on the basis of their associated usage type, whether they must be excluded; for each possible frequency fl of the set S′″, determining the necessary power , i=1 . . . N, j=1 . . . m for each of the m possible rate/waveform configurations, taking into account the power limit on each frequency fl; allocating the frequencies fl of the set S′″ to the different users, their modulation and their power, by taking account of multi-carrier constraints. |
US09660789B2 |
Central network node, first network node, first wireless device, controller network node, and methods therein, of instructing the first network node to transmit to the first wireless device
A method performed by a central network node includes instructing one of a first network node and a second network node to transmit to a first wireless device. The central network node receives a first Channel Quality Indicator, CQI, and a third CQI sent by the first wireless device. The first CQI has been computed by the first wireless device based on a first unique signal transmitted by the first network node. The third CQI has been computed by the first wireless device based on a second unique signal transmitted by the second network node. The central network node identifies the one of the first and the second network nodes having a better channel quality, based on the received first CQI and the third CQI. The central network node sends a first message to the identified network node, instructing it to transmit to the first wireless device. |
US09660787B2 |
Method and apparatus for transmitting reception acknowledgement in wireless communication system
One embodiment of the present invention is a method in which a terminal transmits an acknowledgement of reception performed through an enhanced physical downlink control channel (EPDCCH) in a wireless communication system, the method comprising the steps of: decoding the EPDCCH in both a first EPDCCH physical resource block (PRB) set and a second EPDCCH PRB set; and transmitting an acknowledgement of reception performed through each EPDCCH. The resource indices for transmitting an acknowledgement of reception performed through each EPDCCH are determined in mutually different manner based on the type of the EPDCCH PRB set, whether or not the number of the PRB pairs contained in each EPDCCH PRB set corresponds to each other, and/or whether or not the EPDCCH PRB sets overlap. |
US09660783B2 |
Method and device for receiving control information in wireless communication system
The present invention according to one embodiment relates to a method for enabling a terminal to receive control information in a wireless communication system, and the method for receiving the control information comprises the step of attempting to decode a set of enhanced physical downlink control channel (EPDCCH) candidates according to each set level, wherein a minimum value among the values available as the set levels is set according to the amount of available resources for an EPDCCH within a physical resource block (PRB) pair that is attempting to decode. |
US09660781B2 |
Methods and related devices for sending and receiving uplink control signaling
Embodiments of the present invention disclose methods and related devices for sending and receiving uplink control signaling. On a terminal side, the terminal performs data processing and resource mapping separately for the uplink control signaling and uplink data that are scheduled by a base station, so as to obtain a frequency domain signal, where the performing resource mapping separately refers to mapping the data-processed uplink control signaling and uplink data to different resource block groups in a system bandwidth separately; and the terminal performs frequency-to-time conversion for the obtained frequency domain signal to obtain a time domain signal, and then sends the signal to the base station. |
US09660777B2 |
Method and system for utilizing multiplexing to increase throughput in a network of distributed transceivers with array processing
A communication device that comprises a plurality of distributed transceivers, a central processor and a network management engine, may be configured for a multiplexing mode of operation. Configuring of the multiplexing mode of operation may include configuring one or more communication modules for multiplexing a plurality of data streams. Each of the communication modules may comprise one or more antennas and/or antenna array elements and one or more of said plurality of distributed transceivers associated with said one or more antennas and/or antenna array elements. The communication modules may be configured to be spatially distinct and/or to use different frequency channels. The data streams may be communicated to a single target device or to a plurality of target devices. |
US09660771B2 |
Method and apparatus for performing hybrid automatic repeat request operation in an asymmetric multicarrier communication network environment
The present invention provides a method and system for performing Hybrid Automatic Repeat Request (HARQ) operation in an asymmetric multicarrier communication network environment. In one embodiment, a method includes receiving resource allocation information from a base station. The method also includes transmitting the HARQ packet to the base station in a transmit time interval (TTI) corresponding a first or second partition of an uplink allocation interval on a second carrier. The method further includes receiving HARQ feedback information corresponding to a previous HARQ packet transmission. Furthermore, the method includes determining a TTI in a subsequent uplink allocation interval based on the partition of the uplink allocation interval in which the HARQ packet is transmitted if the HARQ feedback information indicates negative acknowledgement. Moreover, the method includes transmitting the HARQ packet to the base station in the determined transmit time interval of the subsequent uplink allocation interval on the second carrier. |
US09660768B2 |
Dense acknowledgement broadcast/multicast
A method (of operating a central node to acknowledge received messages) includes: receiving multiple data messages from multiple instances of a message-sourceable end node, respectively, each end-node-instance having an at least substantially unique identification (“ID”); and sending a dense acknowledgement message (“dense ACK”) acknowledging receipt of the data messages but not explicitly identifying any of the IDs of the corresponding end-node-instances. And a method (of operating a given instance of the end node to infer a delivery-condition at the central node of a data message sent by the given instance) including: sending a given data message including the substantially unique ID; receiving a dense ACK including a payload indicating receipt of multiple data messages but not explicitly identifying IDs of the given end-node-instance nor of other end-node-instances corresponding to the received messages, respectively; and inferring the delivery-condition based on a manipulated payload of the dense ACK. |
US09660766B2 |
Robust symbol transmission and reception method using hierarchical modulation in wireless access system
The present invention provides hierarchical modulation methods for robust symbol transmission and reception in a wireless access system, and devices supporting same. A method for transmitting a hierarchically modulated (HM) symbol in a wireless access system, according to an embodiment of the present invention, comprises the steps of: generating a first symbol; generating a second symbol; generating an HM symbol by combining the first symbol and the second symbol; and transmitting the HM symbol, wherein the first symbol can be generated by means of a spatial multiplexing (SM) technique, a beam-forming technique, or a space-time coding technique and the second symbol can be generated by means of a spatial multiplexing (SM) technique, a beam-forming technique, or a space-time coding technique. |
US09660760B2 |
Apparatus, system and method of communicating a wireless transmission according to a physical layer scheme
Some demonstrative embodiments include apparatuses, devices, systems and methods of communicating a wireless transmission according to a Physical Layer scheme. For example, a wireless station may be configured to generate a frame including a header and a data portion, the header including a modulation and coding scheme (MCS) value of an Orthogonal Frequency Divisional Multiplexing (OFDM) Physical layer (PHY) scheme or a Low Power Single Carrier (LPSC) PHY scheme; modulate and encode the header according to a Single Carrier (SC) PHY scheme; modulate and encode the data portion according to the OFDM PHY scheme or the LPSC PHY scheme; and process transmission of the frame. |
US09660751B2 |
Wireless communication system with efficient PDCCH processing
A wireless communication system includes a processor that receives a downlink control information (DCI) associated with a transmission channel used for transmitting a RF signal and a control channel element index associated with the DCI. The processor determines a scrambling code based on the control channel element index for the DCI, scrambles the DCI using the scrambling code, generates a scrambled DCI, and modulates the scrambled. DCI to generate a modulated symbol. The processor uses look-up tables to determine a resource element group (REG) based on the control channel element index, map the modulated symbol to the REG, and generate a transmission frame. |
US09660750B2 |
Radio commnication device and response signal diffusion method
Provided is a radio communication device which can suppress inter-code interference between an ACK/NACK signal and a CQI signal which are code-multiplexed. A diffusion unit (214) diffuses the ACK/NACK signal inputted from a judgment unit (208) by using a ZC sequence. A diffusion unit (219) diffuses the CQI signal by using a cyclic shift ZC sequence. By using a Walsh sequence, a diffusion unit (216) further diffuses the ACK/NACK signal which has been diffused by using the ZC sequence. A control unit (209) controls the diffusion unit (214), the diffusion unit (216), and the diffusion unit (219) so that the minimum value of the difference between the CQI signals from a plurality of mobile stations and a cyclic shift amount of the ACK/NACK signal is not smaller than the minimum value of the difference between the cyclic shift amounts of the ACK/NACK signals from the plurality of mobile stations. |
US09660747B2 |
Media signal broadcasting method, media signal broadcasting system, host device and peripheral device
A media signal broadcasting method, a media signal broadcasting system, a host device and a peripheral device are provided. The media signal broadcasting method is provided. The media signal broadcasting method includes the following steps. A host device and a peripheral device are provided. A first radio signal is received by the peripheral device. The first radio signal is converted to be a second radio signal by the peripheral device. The second radio signal is transmitted to the host device by the peripheral device. The second radio signal is received and is converted to be a media signal by the host device. A third radio signal is received and converted to be the media signal by the host device. The media signal converted from the third radio signal or the second radio signal is played by the host device. |
US09660746B2 |
Method to geo-tag streaming music
Songs titles and song artists or other content received on an HD-radio are cross-referenced to one or more geographic locations where they were heard on the radio by identifying a song title or artist in the HD radio data stream and instructing a global positioning system navigation unit to contemporaneously determine its location. The determined location and song title and/or artist are cross-referenced to each other in a list or database. A touch-sensitive display device is configured to display the location or portion of a route where a listened-to song was heard. Song titles and/or artists can be determined by tactile selection of portions of a route displayed on the map. |
US09660741B2 |
Method for performing measurement
One disclosure of the present specification provides a method for performing measurement. The method may comprise the steps of: receiving measurement setting information and wireless resource setting information from a serving cell; and receiving setting information for a measurement interval if a frequency band of the serving cell and a frequency band of a neighboring cell belong to different inter-bands, wherein setting information for the measurement interval may indicate a setting in which the number of downlink (DL) subframes is 1 for 5 ms if the serving cell operates with a TDD UL-DL setting of 0 or 6. The method may comprise a step of performing measurement for reference signals from the serving cell and the neighboring cell during the measurement interval. |
US09660738B1 |
Antenna with configurable shape/length
A mobile communications device antenna assembly comprises at least one matrix antenna. The matrix antenna comprises a plurality of conductor elements connected by a plurality of radio frequency switches. An antenna performance assessment component is configured to determine performance of the matrix antenna. Control circuitry is configured to change a state of one or more of the radio frequency switches on the basis of the determined performance of the matrix antenna. |
US09660737B2 |
Method of supporting multi-frequency bands and electronic device supporting the same
An electronic device which operates in response to multi-frequency bands is provided. The electronic device includes an antenna, a reception module configured to amplify a signal received through the antenna and distribute the amplified signal according to the multi-frequency bands, and a circuit unit configured to process signals included in the multi-frequency bands. |
US09660736B2 |
Systems, methods, and devices for interference mitigation in wireless networks
Example systems, methods, and devices for mitigating interference in wireless networks are discussed. One example method includes the operations of passing channel frequency offsets of a plurality of LTF symbols on a plurality of subcarriers through a high pass frequency band, encoding the plurality of LTF symbols with a plurality of LTF sequences across frequency, and encoding the LTF symbols in time and/or frequency. Another example includes the operations of receiving a plurality of LTF symbols on a plurality of subcarriers for channel estimation of one or more streams, removing the encoding across time, removing the encoding across frequency, and removing the LTF sequence(s), and passing the modified LTF symbols through a smoothing filter, for example, a low pass filter for removing the interference due to CFOs. Methods, apparatus, and systems described herein can be applied to 802.11ax or any other wireless standard. |
US09660734B2 |
Method, apparatus, and system to mitigate broadband radio frequency interference
A radio frequency interference (RFI) mitigation module is provided that is coupled to a high speed data link. The RFI mitigation module is to reduce RFI caused by the high speed data link. The RFI mitigation module includes at least one resister, at least one inductor, and at least one capacitor. |
US09660730B1 |
Enhanced digital diagnostics for optical PAM apparatus
A Pulse Amplitude Modulated (PAM) optical device utilizing multiple wavelengths, features a communications interface having enhanced diagnostics capability. New registers are created to house additional diagnostic information, such as error rates. The diagnostic information may be stored in raw form, or as processed on-chip utilizing local resources. |
US09660727B2 |
Coherent decoding of visible light communication (VLC) signals
Disclosed are methods, systems, devices, apparatus, computer-/processor-readable media, and other implementations, including a method to decode a visible light communication (VLC) signal by capturing images of a light source emitting a light modulated signal comprising a temporal sequence of symbols to determine decoded symbols and to further determine at least one codeword from a list of candidate codewords. |
US09660722B2 |
System and method for performing in-service optical fiber network certification
A system and method for performing an in-service optical time domain reflectometry test, an in-service insertion loss test, and an in-service optical frequency domain reflectometry test using a same wavelength as the network communications for point-to-point or point-to-multipoint optical fiber networks while maintaining continuity of network communications are disclosed. |
US09660720B2 |
Self-optimizing repeater
The object of the present invention is to reduce interference and power consumption of a repeater operated in a wireless communication network. According to the present invention this object is achieved by a self-optimizing repeater (10) for use in a wireless communication network using predetermined carrier communication resources per cell. The self-optimizing repeater (10) comprises an amplifier (12) adapted to amplify a first subset of communication resources selected from, the carrier communication resources, a monitoring unit (14) adapted to monitor traffic load on the first subset of communication resources, and an adjustment unit (16) adapted to adjust the first subset of communication resources as a function of the monitored traffic load. The operation of the self-optimizing repeater is fully transparent and no control signaling is necessary to control the self-optimizing repeater. |
US09660719B2 |
Minimizing propagation times of queued-up datalink TPDUs
A method for minimizing propagation time of at least one queued-up datalink TPDU comprises determining whether a current TPDU ready for transmission requires acknowledgement; transmitting the current TPDU, starting a retry timer, and setting a transmission count to one, when acknowledgement required; determining whether acknowledgement received after transmitting the current TPDU; determining whether a pending TPDU is awaiting transmission when acknowledgement is not received; when a pending TPDU is awaiting transmission, determining whether elapsed wait time of the current TPDU is greater than a preselected minimum; incrementing the transmission count by one when elapsed wait time is greater than the preselected minimum; determining again whether there is a pending TPDU awaiting transmission when the transmission count is less than a predetermined maximum and an inactivity timer has not expired; and when there is still at least one pending TPDU awaiting transmission, retransmitting the current TPDU and restarting the retry timer. |
US09660716B2 |
Systems and methods for wireless communication using polarization diversity
According to various embodiments, systems and methods are provided for improving signal quality and signal reliability over wireless communication using polarization diversity. Some embodiments use polarization diversity on a wireless channel to address and compensate for fading conditions such as non-frequency selective fading (also referred to as power fading, attenuation fading, and flat fading) and frequency selective fading (also referred to as multipath fading and dispersive fading). For example, some embodiments utilize a horizontal signal and a vertical signal on the same wireless channel when wirelessly communicating data between a transmitter and a receiver to address a fading condition. |
US09660711B2 |
Communications terminal, and a method for selecting a transmit antenna for a transmission to a radio communications network
A communications terminal may include: a plurality of antennas; and a selection circuit configured to select at least one antenna of the plurality of antennas as a transmit antenna for a transmission to a radio communications network, wherein a selection of the transmit antenna may be based on a selection criterion. |
US09660704B2 |
Transmitting magnetic field through metal chassis using fractal surfaces
Described herein are techniques related one or more systems, apparatuses, methods, etc. for reducing induced currents in a apparatus chassis. For example, a fractal slot is constructed in the apparatus chassis to reduce the induced currents, and enhance passage of magnetic fields through the apparatus chassis. In this example, the fractal slot may include a no-self loop fractal space filling curve shape to provide high impedance to the induced currents. |
US09660703B1 |
Electronic circuit and system for wireless charging
An electronic circuit for a portable battery-powered electronic device and a related system for wireless charging an electronic circuit for a portable battery-powered electronic device are disclosed. The electronic circuit is operable in a first mode as an actuator and in a second mode as a wireless charging receiver and comprises an electromechanical actuator, a capacitance, and a multi-mode switching circuitry. The electromechanical actuator comprises an inductor. The capacitance is selectively connectable to the inductor, at least in the second mode, to form therewith a resonant circuit for inductively receiving an electromagnetic wireless charging signal. The multi-mode switching circuitry comprises one or more switching devices for switching the electronic circuit between its different modes, wherein at least one of the switching devices is configurable as a rectifying device. |
US09660702B2 |
Load control for bi-directional inductive power transfer systems
A control method for use in a primary side power converter (1) of an inductive power transfer (IPT) system. The power transfer from the primary side to one or more secondary pick-ups is monitored, and the operating frequency of the primary side power converter (1) is varied in proportion to a difference between the monitored power transfer and a power capability of the primary side power converter. The frequency variation can be sensed by the or each pick-up (2) to regulate the power transfer and to prevent overloading from occurring. |
US09660695B2 |
Method and apparatus for sensing noise signals in a wireline communications environment
The present invention relates to methods and apparatuses for sensing noise sources in a wireline communications environment such as a customer premises environment in a DSL system. In embodiments, the invention includes an additional sensor that is connected to power mains in a DSL customer premises environment either to characterize, at their source, noises coupling into the DSL lines, and/or to mitigate their impact into the DSL lines. One objective is associated with diagnostics that help to better characterize the noise signals themselves and derive correlation of signals sensed from the power mains and their possible projection onto the DSL line. Another objective makes use of these power line sensor signals to mitigate or to eliminate power line noises that make their way onto the DSL line. Example embodiments further include and exploit signals from additional secondary sensors such as secondary common mode, differential mode and phantom mode sensors. |
US09660692B2 |
Apparatus and method to perform a double correlation
An apparatus is described for performing a correlation function on a received signal and a plurality of predetermined chip codes from a communication standard. The apparatus comprising: a first plurality of logic gates configured as a multiplier unit operable to receive a signal sampled at a predetermined sampling frequency, and to perform predetermined multiplication operations on the input signal in accordance with the correlation function; a first memory unit operable to receive and store multiplication values from the first plurality of logic gates; a second memory unit having stored therein values from predetermined multiplication operations performed on the plurality of chip codes in accordance with the correlation function; and a second plurality of logic gates configured as an adder unit to receive multiplication values outputted from the first memory unit and the second memory unit and to sum the multiplication values from the first memory unit taking into account the multiplication values in the from the second memory unit. |
US09660687B2 |
Front-end circuit for band aggregation modes
A front-end circuit for a wireless communication unit includes at least two antenna feeds. At least one of the antennas is coupled to an antenna switch. The circuit comprises filters and duplexers and is prepared to operate a number of FDD frequency bands. Each FDD band comprises an Rx band for receive signals and a Tx band for transmit signals. The circuit provides a single band operation mode for each frequency band and aggregated band operation modes. In an aggregated band operation mode Rx signals can be received in two different frequency bands at the same time as well as Tx signals can be transmitted in at least one of the two different frequency bands. In addition, TDD bands as well as GSM bands are covered. |
US09660686B2 |
Portable terminal
A display unit cabinet has a signal conductor through hole through which a flexible substrate for touch panel and a flexible substrate for liquid crystal that function as signal conductors run in a curved manner such that their ends extend toward a main substrate unit. A portion of a reinforcing sheet metal surrounding a peripheral edge of the signal conductor through hole is bent toward the backside, thereby forming a yet-to-be filled recess. The peripheral edge of the opening is covered with a resin material which is injected to fill the recess during insert molding. The front surface of the reinforcing sheet metal is made continuous with the front surface of the resin material with which the recess is filled. |
US09660685B1 |
Electronic device and key module
An electronic device and a key module are provided. The electronic device includes a case, a key plate, a switch, a location sensor and a processor. The case has a first hole. The key plate is slidably disposed at the inner wall of the case. Portion of the key plate is exposed at the first hole, and the key plate is configured to slide between a first location and a second location. The switch is disposed at the case. The key plate is suitable for pressing the switch to enable the switch to send a switch signal. The location sensor is disposed at the case for sensing whether the key plate is located at the first location or the second location. The processor is electrically coupled to the switch and the location sensor and performs a first command or a second command in response to the switch signal and according the sensing result of the location sensor. |
US09660683B2 |
Protective cover
A protective cover includes a housing and a support. The housing includes a receiving space for receiving a portable electronic device, an opening and a sliding rail. The support is received in the opening. The support includes a folding portion and a supporting portion. The folding portion includes a connecting element, a first main body, a second main body, and a free end. One end of the first main body is rotatably connected to one end of the opening by the connecting element, another end of the first main body, the second main body, and the free end are rotatably connected in turn. The free end is received in the sliding rail to slide along the sliding rail. One end of the supporting portion is fixed to the second main body, and another end of the supporting portion is free related to the first main body. |
US09660681B1 |
Tunable optical module for optical communication
Light of at least two wavelengths is collimated in a forward path towards a reflector and light of at least one of the wavelengths is focused and detected in a return path, using in both paths a lens unit including a first convex surface and a second surface. A diffraction element diffracts the collimated light of the at least two wavelengths into different wavelength components. The reflector is moved so that one or more of the different wavelength components will be focused by the lens unit in the return path and detected. The second surface reflects the light of the at least two wavelengths from an input port towards the first convex surface and the first convex surface collimates the reflected light of the at least two wavelengths in the forward path, or the first convex surface focuses the one or more wavelength components towards the second surface that reflects the one or more wavelength components to an output port in the return path. The first convex surface can be replaced by a GRIN lens performing the focusing and collimating functions. |
US09660673B2 |
Apparatus and method for canceling inter-modulation products
The present disclosure provides an apparatus and a method for canceling inter-modulation (IM) products in a transceiver. The apparatus includes: a pre-distortion circuit configured to estimate a first IM product caused by a transmission signal and pre-distort the transmission signal to cancel the first IM product; an IM product calculator configured to calculate a second IM product caused by the transmission signal in a received signal based on the first IM product; and a subtractor configured to subtract the second IM product from the received signal. |
US09660668B2 |
Forward error correction (FEC) for local area networks (LANs)
A local area network (LAN) backbone is implemented within an environment such as a self-contained environment (e.g., an automobile, an aircraft, a train, a ship, and/or any other environment). The LAN backbone is affected by AWGN, NBI, and/or impulse noise (noise). The LAN backbone supports communications based on an Ethernet communication protocol (e.g., a 1000Base-T1 based system that includes at least one single twisted pair). A device receives a first LDPC coded signal via the LAN backbone and decodes it to recover an input signal of a control system. The device also uses soft information generated during the decoding to compensate for the noise affecting the LAN backbone and then processes the input signal to generate a control signal for the control system. The device then and encodes the control signal to generate a second LDPC coded signal and transmits the second LDPC coded signal via the LAN backbone. |
US09660667B2 |
Method and apparatus for compressing/decompressing data using floating point
Disclosed are a method and apparatus for compressing/decompressing data using floating points. As technology for compressing/decompressing data using floating points for efficient memory management, there are provided a method and apparatus for compressing/decompressing data using floating points, in which a log table is used to compress/decompress data, whereby not only data loss caused by compression/decompression can be minimized, but also degradation of performance can be prevented through a floating point representation even though the same number of bits are used for compression. |
US09660666B1 |
Content-aware lossless compression and decompression of floating point data
Lossless content-aware compression and decompression techniques are provided for floating point data, such as seismic data. A minimum-length compression technique exploits an association between an exponent and a length of the significand, which corresponds to the position of the least significant bit of the significand. A reduced number of bits from the significand can then be stored. A prediction method is also optionally previously applied, so that residual values with shorter lengths are compressed instead of the original values. An alignment compression technique exploits repetition patterns in the floating point numbers when they are aligned to the same exponent. Floating point numbers are then split into integral and fractional parts. The fractional part is separately encoded using a dictionary-based compression method, while the integral part is compressed using a delta-encoding method. A prediction method is also optionally previously applied to the integral part, thereby increasing the compression ratio. |
US09660662B2 |
Successive approximation sigma delta analog-to-digital converters
An A/D converter including first and second A/D converters and a recombination module. The first A/D converter receives an analog input signal, converts the analog input signal to a first digital signal, and includes a successive approximation module, which performs a successive approximation to generate the first digital signal. The second A/D converter converts an analog output of the first A/D converter to a second digital signal. The analog output of the first A/D converter is generated based on the analog input signal. The second A/D converter is a fine conversion A/D converter relative to the first A/D converter. The second A/D converter performs the delta-sigma conversion process and includes a decimation filter that suppresses noise which reduces amplification and power consumption requirements of the first A/D converter and performs a delta-sigma decimation process to generate the second digital signal based on the analog output of the first A/D converter. |
US09660659B2 |
Apparatus for correcting gain error of analog-to-digital converter
A bias generator may include: an operational amplifier, a resister string, and a control circuit. The operational amplifier includes a first input terminal suitable for receiving a bandgap reference voltage, a second input terminal with an offset voltage and an output terminal. The resister string includes at least one resister coupled between a ground terminal and the output terminal of the operational amplifier, suitable for generating bias voltages. The control circuit is coupled between the second input terminal and the resister string, swaps the offset voltage, and selectively provides the offset voltage and the swapped offset voltage to the second input terminal of the operational amplifier. |
US09660654B2 |
Synchronization of nanomechanical oscillators
Synchronization of oscillators based on anharmonic nanoelectromechanical resonators. Experimental implimentation allows for unprecedented observation and control of parameters governing the dynamics of synchronization. Close quantitative agreement is found between experimental data and theory describing reactively coupled Duffing resonators with fully saturated feedback gain. In the synchonized state, a significant reduction in the phase noise of the oscillators is demonstrated, which is key for applications such as sensors and clocks. Oscillator networks constructed from nanomechanical resonators form an important laboratory to commercialize and study synchronization—given their high-quality factors, small footprint, and ease of co-integration with modern electronic signal processing technologies. Networks can be made including one-, two-, and three-dimensional networks. Triangular and square lattices can be made. |
US09660648B2 |
On-die termination control
A memory control component outputs a memory write command to a memory IC and also outputs write data to be received via data inputs of the memory IC. Prior to reception of the write data within the memory IC, the memory control component asserts a termination control signal that causes the memory IC to apply to the data inputs a first on-die termination impedance during reception of the write data followed by a second on-die termination impedance after the write data has been received. The memory control component deasserts the termination control signal to cause the memory IC to apply no termination impedance to the data inputs. |
US09660646B1 |
Multiple controllers for a capacitive sensing device
A capacitive sensing device can include multiple capacitive sensors. A first device controller is operatively connected to a portion of the capacitive sensors, while a second device controller is operatively connected to another portion of capacitive sensors. A common node or shield can be connected between the first device controller and the second device controller. Charging and discharging events of selected drive lines in the capacitive sensing device and/or of the common node or shield can be synchronized to reduce undesirable effects such as noise and/or to prevent the charging events and the discharging events from overlapping with each other. One or more reference capacitive sensors can be shared by the multiple device controllers. |
US09660645B2 |
Door handle module for vehicle and apparatus for locking and unlocking vehicle door including the module
Disclosed is a door handle module for a vehicle. The module includes a pulse transformer configured to transform a first discharge pulse ({circle around (7)}) of a first voltage level (V1), which is discharged from a touch sensor, to a second discharge pulse {circle around (8)} with a rising section which increases the first discharge pulse ({circle around (7)}) to a second voltage level (V2) which is higher than the first voltage level; an effective pulse generator configured to generate an effective pulse ({circle around (10)}) using a voltage detected in the rising section of the second discharge pulse ({circle around (8)}); and a charge amplifier configured to amplify the effective pulse ({circle around (10)}) to an analog voltage in an analog form and output the amplified analog voltage as a signal for controlling locking and unlocking of a vehicle door. |
US09660643B2 |
Method and apparatus to improve power device reliability
Aspects of the disclosure provide a power device that includes an upper power module and a lower power module. The upper power module and the lower power module are coupled in series between two supply voltages, and are respectively controlled by a first control signal and a second control signal. Interconnections of the power device are inductively coupled to prevent reliability issues, such as crosstalk, self turn on, self sustained oscillation, and the like. |
US09660642B2 |
Expansion control circuit
An expansion control circuit includes a delay circuit coupled to a first expansion module and a switching circuit coupled to a second expansion module. The switching circuit includes a buffer and a switching module. The buffer is coupled to the first expansion module. The first expansion module outputs a first control signal upon being switched on and outputs a second control signal after a working time. The delay circuit outputs a disconnecting signal upon being switched on. The buffer is switched off upon receiving the disconnect signal. The delay circuit further outputs a connecting signal after a delay time after outputting the disconnecting signal. The buffer is switched on upon receiving the connect signal. The buffer further outputs the second control signal to the switching module upon being switched on. The switching module controls the second expansion module to be switched on v receiving the second control signal. |
US09660639B2 |
Distributed driver circuitry integrated with GaN power transistors
Power switching systems are disclosed comprising driver circuitry for enhancement-mode (E-Mode) GaN power transistors with low threshold voltage. Preferably, a GaN power switch (D3) comprises an E-Mode high electron mobility transistor (HEMT) with a monolithically integrated GaN driver. D3 is partitioned into sections. At least the pull-down and, optionally, the pull-up driver circuitry is similarly partitioned as a plurality of driver elements, each driving a respective section of D3. Each driver element is placed in proximity to a respective section of D3, reducing interconnect track length and loop inductance. In preferred embodiments, the layout of GaN transistor switch and the driver elements, dimensions and routing of the interconnect tracks are selected to further reduce loop inductance and optimize performance. Distributed driver circuitry integrated on-chip with one or more high power E-Mode GaN switches allows closer coupling of the driver circuitry and the GaN switches to reduce effects of parasitic inductances. |
US09660635B2 |
Power device drive circuit
A power device drive circuit reduces the short-circuit resistance of a power device that switches an input voltage. The power device drive circuit includes an output amplifier that applies a control voltage to a control terminal of the power device so as to be turned on and off, and an internal power supply circuit that generates a drive voltage of the output amplifier in accordance with a change in the input voltage, thereby causing the control voltage to change. In particular, the internal power supply circuit reduces the drive voltage of the output amplifier when the input voltage rises, thereby reducing the short-circuit current of the power device. |
US09660633B2 |
Power gating
A circuit and method for power gating is provided. The circuit includes a switch circuit and a modulation oscillator. The switch circuit is connected between a circuit module and a power network having a target level. The switch circuit receives a control signal at its control signal input terminal to gate a connection between the circuit module and the power network under the control of the control signal. The switch circuit is connected to the circuit module at a first node. A modulation oscillator enabling signal input terminal is connected to a gating signal for enabling the modulation oscillator, a modulation oscillator control signal input terminal is connected to the first node, and an modulation oscillator output terminal is connected to the control signal input terminal of the switch circuit. The oscillation signal outputted from the modulation oscillator is modulated by the level of the first node. |
US09660628B2 |
Resistor controlled timer circuit with gain ranging
A timer circuit is provided comprising: a resistor; a programmable gain circuit coupled to amplify the reference level based upon a resistor and a selected gain; a detection circuit coupled to identify the amplified reference level based upon a resistor; a selection circuit configured to select the gain based at least in part upon the identified amplified reference level based upon a resistor; a comparator circuit configured to transition between providing a signal having a first value and providing a signal having a second value based at least in part upon comparisons of a reactive circuit element excitation level with the amplified reference level based upon a resistor and with a second reference level; and reactive circuit element excitation circuit configured to reverse excitation of the reactive circuit element in response to the comparator circuit transitioning between providing the signal having the first value and providing the signal having the second value. |
US09660624B1 |
Methods and apparatus for implementing feedback loops
Circuitry that efficiently implements loop functions in an integrated circuit is provided. The circuitry combines a feed-forward circuit with a feedback loop that includes a unit delay element in a feedback path. The feedback path may couple the output of a processing element to the input of the processing element. The processing element may implement a function that satisfies commutative, associative, and distributive properties. Combining the feedback loop with the feed-forward circuit may allow for register retiming in the feedback loop and for register pipelining with optional register retiming in the feed-forward circuit. The circuitry may thus trade off an increase in throughput and clock frequency for additional resources. |
US09660622B2 |
Method and apparatus for controlling threshold voltage
A method and an apparatus for controlling a threshold voltage are provided. The method includes receiving noise event signals from a sensing core, the sensing core sensing a portion of a moving object, and generating an event signal. The method further includes determining a type of the noise event signals, determining a number of the noise event signals based on the type of the noise event signals, determining whether the number of the noise event signals satisfies a condition, and controlling a threshold voltage value corresponding to the noise event signals in response to the determining that the number of the noise event signals does not satisfy the condition. |
US09660614B2 |
Stacked, switched filter banks
Switched filter banks realized in a stacked arrangement. |
US09660611B2 |
Method, system, and apparatus for resonator circuits and modulating resonators
Embodiments of resonator circuits and modulating resonators and are described generally herein. One or more acoustic wave resonators may be coupled in series or parallel to generate tunable filters. One or more acoustic wave resonances may be modulated by one or more capacitors or tunable capacitors. One or more acoustic wave modules may also be switchable in a filter. Other embodiments may be described and claimed. |
US09660606B2 |
Autotransformer-based impedance matching circuits and methods for radio-frequency applications
Disclosed are devices and methods related to autotransformer-based impedance matching for radio-frequency (RF) applications. In some embodiments, an impedance matching device can include a primary metal trace and a secondary metal trace, each having a respective number of turns. Such metal traces can be interconnected to form an autotransformer with the primary metal trace and the secondary metal trace being in respective planes separated by a selected distance. Such an autotransformer can be utilized to, for example, facilitate impedance matching of an amplified RF signal from a power amplifier (PA). In some embodiments, the impedance matching device can be implemented as an integrated passive device (IPD) mountable on a packaging substrate. Such an IPD can be configured to allow stacking of another component on the IPD to yield a number of desirable features in products such as RF modules. |
US09660602B2 |
Device and method for filtering electromagnetic interference
Device (1) for filtering electromagnetic interference, comprising: —a plurality of electrical conductors (5) mounted in parallel, each conductor (5) comprising a first coil (10) disposed between a first (7) and a second (8) end of the conductor (5), said first coils (10) being coupled magnetically together and exhibiting one and the same first number of turns, said first (7) and second (8) ends of the conductors (5) respectively defining first (7) and second (8) terminals for the device, —a plurality of capacitors (13), each capacitor (13) being mounted between the second and (8) of an electrical conductor (5) and a third terminal (15) of the device, and —an additional circuit (20) comprising a second coil (21) coupled magnetically with the first coils (10) and exhibiting a second number of turns, said circuit (20) furthermore comprising an additional coil (23). |
US09660600B2 |
Dynamic error vector magnitude compensation
Aspects of this disclosure relate to compensating for dynamic error vector magnitude. A compensation circuit can generate a compensation signal based at least partly on an amount of time that an amplifier, such as a power amplifier, is turned off between successive transmission bursts of the amplifier. For example, the compensation circuit can charge a capacitor based at least partly on an amount of time that the amplifier is turned off between successive transmission bursts and generate the compensation signal based at least partly on an amount of charge stored on the capacitor. A bias circuit can receive the compensation signal, generate a bias signal based at least partly on the compensation signal, and provide the bias signal to the amplifier to bias the amplifier. |
US09660598B2 |
Devices and methods for increasing reliability of scalable periphery amplifiers
Devices and methods for improving reliability of scalable periphery amplifiers is described. Amplifier segments of the scalable periphery architecture can be rotated to distribute wear. Further, extra amplifier segments can be implemented on amplifier dies to extend the overall lifetime of amplifiers. |
US09660593B2 |
Weighted memory polynomial method and system for power amplifiers predistortion
A system and method for linearizing a power amplifier using digital predistortion technique is provided including processing circuitry, the processing circuitry configured to apply a digital predistortion function based on a weighted static polynomial function, a weighted dynamic polynomial function and a threshold parameter which splits the nonlinear transfer characteristics of the device under test into a region where the static nonlinearity predominates and a region where the dynamic distortions predominate. |
US09660592B2 |
Psuedo resistor circuit and charge amplifier
A pseudo resistor circuit and a charge amplifier include a first field effect transistor; a second field effect transistor having electrical characteristics matched with electrical characteristics of the first field effect transistor; and a voltage dividing circuit with terminal of a reference resistor electrically connected to a source terminal of the second field effect transistor. Further, a first operational amplifier with an output terminal is connected to a gate terminal of the first field effect transistor and a gate terminal of the second field effect transistor and in which midpoint voltage of the voltage dividing circuit is input into either an inverting or non-inverting input terminal and reference voltage is input into the other of the inverting and non-inverting input terminal. Furthermore, a second operational amplifier supplies voltage resulting from inversion and amplification of drain voltage of the first field effect transistor into the other terminal of the resistor. |
US09660591B2 |
Power amplifier
A power amplifier includes a power splitter that splits a first signal into a second signal and a third signal delayed from the second signal by about 90°, a first amplifier that outputs a fourth signal by amplifying the second signal when a power level of the first signal equals/exceeds a first level, a second amplifier that outputs a fifth signal by amplifying the third signal when the power level of the first signal equals/exceeds a second level higher than the first level, a first phase shifter that receives the fourth signal and outputs a sixth signal delayed from the fourth signal by about 45°, a second phase shifter that receives the fifth signal and outputs a seventh signal advanced from the fifth signal by about 45°, and a combining unit that outputs an amplified signal of the first signal by combining the sixth and seventh signals. |
US09660590B2 |
Low-noise high efficiency bias generation circuits and method
A bias generation method or apparatus defined by any one or any practical combination of numerous features that contribute to low noise and/or high efficiency biasing, including: having a charge pump control clock output with a waveform having limited harmonic content or distortion compared to a sine wave; having a ring oscillator to generating a charge pump clock that includes inverters current limited by cascode devices and achieves substantially rail-to-rail output amplitude; having a differential ring oscillator with optional startup and/or phase locking features to produce two phase outputs suitably matched and in adequate phase opposition; having a ring oscillator of less than five stages generating a charge pump clock; capacitively coupling the clock output(s) to some or all of the charge transfer capacitor switches; biasing an FET, which is capacitively coupled to a drive signal, to a bias voltage via an “active bias resistor” circuit that conducts between output terminals only during portions of a waveform appearing between the terminals, and/or wherein the bias voltage is generated by switching a small capacitance at cycles of said waveform. A threshold voltage bias voltage generation circuit may A charge pump for the bias generation may include a regulating feedback loop including an OTA that is also suitable for other uses, the OTA having a ratio-control input that controls a current mirror ratio in a differential amplifier over a continuous range, and optionally has differential outputs including an inverting output produced by a second differential amplifier that optionally includes a variable ratio current mirror controlled by the same ratio-control input. The ratio-control input may therefore control a common mode voltage of the differential outputs of the OTA. A control loop around the OTA may be configured to control the ratio of one or more variable ratio current mirrors, which may particularly control the output common mode voltage, and may control it such that the inverting output level tracks the noninverting output level to cause the amplifier to function as a high-gain integrator. |
US09660589B2 |
Power amplifier module
A power amplifier module includes an amplifier transistor and a bias circuit. A first power supply voltage based on a first operation mode or a second power supply voltage based on a second operation mode is supplied to the amplifier transistor. The amplifier transistor receives a first signal and outputs a second signal obtained by amplifying the first signal. The bias circuit supplies a bias current to the amplifier transistor. The bias circuit includes first and second resistors and first and second transistors. The first transistor is connected in series with the first resistor and is turned ON by a first bias control voltage which is supplied when the first operation mode is used. The second transistor is connected in series with the second resistor and is turned ON by a second bias control voltage which is supplied when the second operation mode is used. |
US09660588B1 |
Quaternary/ternary modulation selecting circuit and associated method
A quaternary/ternary modulation selecting circuit of an audio amplifier includes a quaternary signal generating circuit, for receiving complementary analog input signals to generate complementary quaternary signals; and a ternary signal generating circuit for generating a ternary signal according to the complementary quaternary signals, wherein the ternary signal includes a positive ternary wave and a negative ternary wave; wherein when a difference in amplitude between the complementary analog input signals is within a predetermined range of zero amplitude, a signal pattern of the positive ternary wave generated from the ternary signal generating circuit is identical to a signal pattern of the negative ternary wave generated from the ternary signal generating circuit. |
US09660585B2 |
Class AB amplifier
A class AB amplifier may include an input stage, a first folded cascode stage, a second folded cascode stage, and a class AB output stage. In some embodiments, the class AB output stage may provide differential output signals. The common-mode voltage of the differential output signals may be controlled via a correction signal coupled to a selected folded cascode stage. The correction signal may control the common-mode voltage of the differential output signals by altering bias currents within the selected folded cascode stage. The other cascode stage may include bias currents controlled by relatively fixed bias voltages. |
US09660583B2 |
Signal generator and associated phase shift apparatus and method
It is presented a signal generator for providing a first signal on a first output and a second signal on a second output wherein the first signal and the second signal are provided with phase shift relative to each other. The signal generator comprises: a control loop controller; a comparator; a phase shifter, the phase shifter being arranged to provide the first signal on the first output and the second signal on the second output; and a phase error detector, the inputs of which are connected to the outputs of the phase shifter and the output of which is connected to an input of the control loop controller. The output of the control loop controller is connected in a feedback loop to a first input of the comparator, and a second input of the comparator is arranged to be connected to an alternating current source. |
US09660577B2 |
Solar cell characterization system with an automated continuous neutral density filter
Techniques for solar cell electrical characterization are provided. In one aspect, a solar testing device is provided. The device includes a solar simulator; and a continuous neutral density filter in front of the solar simulator having regions of varying light attenuation levels ranging from transparent to opaque, the continuous neutral density filter having an area sufficiently large to filter all light generated by the solar simulator, and wherein a position of the continuous neutral density filter relative to the solar simulator is variable so as to control a light intensity produced by the device. A solar cell electrical characterization system and a method for performing a solar cell electrical characterization are also provided. |
US09660575B2 |
Solar cell stringer calibrator
A solar cell stringer calibrator has been disclosed. In an example, a method includes loading a base having pressure sensors into a solar cell stringer to be positioned under a tacking head. The tacking head is lowered onto the base. The pressure sensors measure pressure applied by the tacking head. The method involves determining whether the pressure applied by the tacking head is within a predetermined range. In another example, a method involves heating a solder joint, and measuring a temperature of the solder joint with a pyrometer and a temperature sensor, the temperature sensor disposed under the solder joint. The location of the pyrometer relative to the solder joint is determined based on a difference in temperatures measured with the pyrometer and the temperature sensor. The method involves adjusting the solar cell stringer if the location of the pyrometer is determined to be outside a predetermined range. |
US09660573B2 |
Passive solar panel cooling
A solar panel enclosure converts sunlight to electricity. To remove the large amount of heat from the enclosure a chambered heat exchanger (CHE) is thermally coupled thereto. An air temperature differential is created between chamber air in a CHE portion and chamber air within a CHE heat exchanging portion. When a threshold thermal gradient is reached, air pressure that keeps the chamber air static is overcome creating airflow within the chamber. The airflow draws cooler ambient air from a chamber inlet. Heat from the enclosure is transferred to the cool air and is exhausted from a chamber outlet. |
US09660572B2 |
Aluminum frame structure for packaging solar panel
An aluminum frame structure for packaging solar panel, comprising: a vertical support member; an U-shaped member, coupled to the vertical support member while allowing the opening of the U-shaped member to face toward a level direction; and at least one protruding member, disposed inside the U-shaped member, each having at least one protrusion arranged at the opening of the U-shaped member and at a position neighboring to the vertical support member while allowing the gap between the highest point of the at least one protrusion and an imaginary line representing the contact slope to be formed larger than the thickness of the back film, and also enabling the contact area of the at least one protrusion and the contact slope to be at least larger than 50% of the area of the contact slope. |
US09660571B2 |
Method for hybrid solar tracking, and apparatus for hybrid solar tracking and photovoltaic blind system using same
A method for hybrid solar tracking, and an apparatus for hybrid solar tracking and a photovoltaic blind system using the same are disclosed. The method includes generating first predicted power output data by analyzing first measured power output data of the past; generating a lagged error; constructing a regression analysis (RA) model, and deriving second predicted power output data; constructing an artificial neural network (ANN) model, and deriving third predicted power output data; selecting either a method for solar tracking based on photovoltaic power output or a method for solar tracking based on location and time depending on whether the second measured power output data of the present time falls within a filtering range based on a first error range and a second error range; and determining the directions of photovoltaic panels according to the selected method for solar tracking. |
US09660563B2 |
High voltage direct current system with improved generator excitation
According to one embodiment of the present invention, a variable frequency generator is provided. The variable frequency generator can comprise a main stator comprising multi-phase armature windings and an exciter field winding; and a rotating portion comprising an exciter multi-phase windings, a main field winding, and an amplification component between the exciter windings and the main field winding, wherein the amplification component operates at a variable duty cycle to maintain a phase voltage of the main stator armature windings near independent of a shaft speed of the variable frequency generator. |
US09660562B2 |
Apparatus for determining start of electric machine
An apparatus for determining start of electric machine is disclosed wherein a frequency of a 3-phase current inputted from a motor is estimated to determine whether the motor has started using a difference between the estimated frequency and a frequency of output voltage of inverter configured to drive the motor. |
US09660558B2 |
System and method for controlling regenerative braking of electric vehicle
A system and a method for controlling regenerative braking of an electric vehicle are provided. The system and method calculate an available torque considering a battery system and an available torque considering a motor system to improve an accuracy of regenerative braking amount. The method includes calculating an available torque considering a battery system and an available torque considering a motor system when regenerative braking of the electric vehicle is required and calculating a regenerative braking capacity based on the available torque considering the battery system and the available torque considering the motor system. |
US09660556B2 |
Linear ultrasonic motor and optical apparatus including the same
A small linear ultrasonic motor includes: a vibration element generating ultrasonic vibrations by applying high frequency drive voltage; a slider against which vibration element is pressed and which is relatively moved by the ultrasonic vibrations; a vibration element supporting member retaining the vibration element and relatively moving with respect to the slider; a guide portion guiding a moving direction of the relative movement of the vibration element supporting member; and a pressurizing portion pressing the vibration element against the slider, wherein the guide portion is arranged sandwiching a position at which the vibration element is pressed against the slider, in a plane that includes the moving direction and intersects with a pressurizing direction of a pressurizing force exerted by the pressurizing portion, and at least each part of the pressurizing portion and the guide portion is disposed at a position equidistant from the plane in the pressurizing direction. |
US09660555B2 |
Micro-electro-mechanical system device with enhanced structural strength
The invention provides a MEMS device with enhanced structural strength. The MEMS device includes a plurality of metal layers, including a top metal layer with a plurality of metal segments. The metal segments are individually connected to an adjacent metal layer immediately under the top metal layer through at least one supporting pillar, and there is no dielectric layer between the metal segments and the adjacent metal layer immediately under the top metal layer. The metal layers except the top metal layer are respectively connected to their adjacent metal layers through at least one supporting pillar and a dielectric layer filling in between. |
US09660552B2 |
Apparatus for controlling paralleled inverter
An apparatus for controlling paralleled inverter is disclosed. In the apparatus for controlling paralleled inverter, one synchronization signal is shaped by at least two inverters to respectively transmit a voltage command and an operation command. |
US09660549B2 |
Switching mode power supply
A switching mode power supply (SMPS) includes a rectifier to rectify an alternating current (AC) voltage; a first transformer to convert the rectified voltage into a first output voltage of the SMPS according to a switching operation of a first switching unit; a second transformer to convert the rectified voltage into a second output voltage of the SMPS according to a switching operation of a second switching unit; first and second switching control units to control the switching operations of the first and second switching units; a power blocking unit to block power supply according to a light signal. The power blocking unit is electrically insulated from the light emitting unit. |
US09660547B1 |
Dimmer compatibility with reactive loads
A system and method includes a controller that alternately enables at least two different current paths for a current flowing through a dimmer when the dimmer is in an OFF mode. In at least one embodiment, enabling and disabling the current paths allows a power supply of the dimmer to continue functioning and provides the controller sufficient voltage to continue functioning. One of the current paths is a low impedance path and another current path is a path to a voltage supply node of a switching power converter controller. In at least one embodiment, the controller generates an impedance control signal to enable a low impedance current path for a current in the dimmer and alternately provide a current path to the voltage supply node for the controller. |
US09660545B2 |
Matrix converter
A matrix converter includes: a power convertor that includes a plurality of bidirectional switches configured to control a conducting direction using a plurality of switching elements; a command generator configured to generate a control command for a PWM control on the plurality of switching elements; and a commutation controller configured to perform a commutation control on the plurality of bidirectional switches in a case where the control command changes. In a case where the control command changes during execution of the commutation control, the commutation controller executes a handover step for handover to a next commutation control and then executes the next commutation control from a step in a course of the next commutation control. |
US09660544B1 |
Self-driven synchronous rectifier circuit
A power converter includes a self-driven circuit for appropriately turning ON and OFF a synchronous rectifier during the operating cycle of the power converter. Without the use of a smart controller coupled to the synchronous rectifier, the self-driven circuit turns ON the synchronous rectifier during the positive cycle of the power converter when the main switch is turned OFF, and the self-driven circuit turns OFF the synchronous rectifier during the negative cycle of the power converter when the main switch is turned ON. Unlike conventional self-driven circuits that include an auxiliary secondary winding for driving a synchronous rectifier, the self-driving circuitry of the present application does not include an auxiliary secondary winding. |
US09660542B2 |
Valley to valley switching in quasi-resonant mode for driver
The time when a switch is turned on from the time of one voltage valley to the time of another voltage valley may be adjusted for controlling an average load current or average load voltage. In some examples, the adjustment is instantaneous, and in some examples, the adjustment is gradual. Both of these example techniques provide for high switching efficiency of the switch. |
US09660536B2 |
Switching power supply device performs power transmission by using resonance phenomenon
In a switching power supply device with reduced size and increased power conversion efficiency, a secondary-side rectifier circuit includes an adder-rectifier circuit that stores a voltage generated in a secondary winding in a capacitor as electrostatic energy in an on period of one of a high-side and low-side switching circuits or, and adds the voltage in the capacitor and the voltage generated in the secondary winding and outputs the sum as a direct-current voltage during in an on period of the other of the high-side and low-side switching circuits. A switching control circuit adjusts an output power to be output from the secondary-side rectifier circuit, by using on-period ratio controller that controls a proportion of periods during which the respective high-side side and low-side switching elements are brought into a conductive state. |
US09660529B2 |
Transistor circuit of low shutoff-state current
A transistor circuit of low shutoff-state current includes: a first transistor, a transistor string, and a switch. The first transistor and the transistor string are connected in series. The switch is configured to shut off the circuit. The first transistor is configured to reduce the shutoff-state current flowing therethrough using the negative feedback effect of the transistor string when the circuit is in a shutoff state; and the transistor string is configured to reduce the shutoff-state current flowing therethrough using a negative gate-source electrode voltage difference thereof and the bulk effect of the transistor. |
US09660523B2 |
System and method for reducing power loss in switched-capacitor power converters
A system and method allows for controlling a resonant switched-mode converter to provide a variable conversion ratio. The system and method operates to control the switching devices such that the impedance of the switched-mode converter is set to a plurality of configurations for a plurality of time intervals. The system and method may further include off-time modulation techniques for varying or maintaining the overall switching period of the switched-mode converter. |
US09660516B2 |
Switching controller with reduced inductor peak-to-peak ripple current variation
A switching controller having an over voltage protection circuit is disclosed. The over voltage protection circuit detects whether the output voltage is higher than an over voltage threshold and turns on the rectifier when the output voltage is higher than an over voltage threshold. The over voltage protection circuit detects whether a current flowing through a rectifier is lower than a negative current limit and further turns off the rectifier for a time period when the current flowing through the rectifier is lower than the negative current limit. The off time period varies inversely with the input voltage. |
US09660514B2 |
Power feed device of inductive charging device
A power feeding device of a non-contact charging device includes a power factor improvement circuit which converts an AC power supply to DC, and improves a power factor, a smoothing capacitor connected to an output end of the power factor improvement circuit, an inverter circuit which includes a plurality of switching elements, and generates an AC signal using a voltage of the smoothing capacitor as a power supply, a power feeding section which feeds power based on the AC signal to a power receiving device, and a control circuit which modulates a duty factor of each of the switching elements of the inverter circuit in synchronization with the AC power supply, wherein the control circuit controls the plurality of switching elements so that an increment of the modulated duty factor is not equal to a decrement of the modulated duty factor. |
US09660508B2 |
Rotary electric machine for vehicle
An object of the present invention is to provide a rotary electric machine for vehicle which can improve workability and efficiently secure an attachment space at low cost. In a rotary electric machine according to the present invention, a terminal 34 is attached on the outside of a rear bracket 21 so as to be overlapped and fitted to a voltage adjustment device 22 in an axial direction. Fitting portions 22j and 22k made of conductors are provided on the voltage adjustment device 22. Portions 34m and 34p to be fitted, which are made of conductors, are provided on the terminal 34. The voltage adjustment device 22 and the terminal 34 are integrally fixed to the rear bracket 21, with the fitting portions being fitted into the portions to be fitted. |
US09660507B2 |
Method of manufacturing stator core and the stator core
A method of manufacturing a stator core includes die-cutting iron core materials from a band-shaped magnetic steel sheet and stacking the materials. Each material includes an inner circumference formed with three interconnecting lugs. At least one of the lugs included in one of two rows is located between the materials lengthwise adjacent to each other in the other row. Marginal regions are located in parts of the sheet located between the lugs of the materials adjacent to each other in a lengthwise direction of the sheet in a common row, between the material of the one row and the material of the other row and between the materials to be die-cut and each end of the sheet, respectively. The marginal regions are sized to be approximate to a web width in order to join remaining materials after the materials have been die-cut. |
US09660506B2 |
Electric motor having a communication passage
An electric motor includes a housing, a rotor, a stator, a storage tank, and a communication passage. The stator has a stator core provided coaxially with the rotor to surround the rotor. The storage tank is provided at a lower portion of the housing to store lubricating oil and divided by the stator core into a first storage tank and a second storage tank. The communication passage is provided to communicate the first storage tank with the second storage tank. The communication passage, as seen in an axial direction, extends above an oil level of the lubricating oil stored in the first storage tank and the second storage tank such that an air flows between an upper portion of the first storage tank and an upper portion of the second storage tank. |
US09660505B2 |
Electrical machine with reduced windage loss
An electrical machine includes a rotor located at a central shaft and a stator located radially outboard of the rotor and secured at a back iron. A first baffle is coupled to the central shaft at one axial end of the rotor, the baffle extending radially outwardly from the shaft toward a baffle cavity at the back iron. A flow of coolant is urged toward the baffle cavity along the baffle via centrifugal force. A method of flowing coolant through an electrical machine includes injecting a flow of coolant substantially radially into an electrical machine cavity. The flow of coolant is urged radially outwardly along a rotating baffle located at one axial end of a rotor of the electrical machine via centrifugal force and into a baffle cavity disposed at the back iron at a radial end of the baffle. |
US09660504B2 |
Rotating electric machine including a cooling device for cooling a fluid in the rotating electric machine
A cooling device mounted in a flow path formed by an internal space of a cooling fluid duct being mounted on the periphery of a frame of a rotating electric machine is configured in such a manner that at least one of the end-face portions between a first end-face portion through which a cooling fluid flows into the cooling device and a second end-face portion from which the cooling fluid flows out thereof is placed tilting with respect to at least one of a first orthogonal surface perpendicular to an inflow direction of the cooling fluid and a second orthogonal surface perpendicular to an outflow direction of the cooling fluid, or with respect to a flow-path-width's direction perpendicular to a direction in which an axis line of a stator extends. |
US09660498B2 |
Motor mount with improved decoupling for ventilation system
The invention relates to a mount 2 in which is housed an electric motor 3 which has a shaft 10 extending along a longitudinal axis 13, said motor having a mass equilibrium line 22 transverse to the longitudinal axis 13 and passing through a center of gravity 40 of the electric motor, said mount 2 being connected to the motor 3 by a plurality of decoupling means 20 distributed around the periphery of the motor, characterized in that the longitudinal position D2 with respect to the mount 2 of at least one decoupling means 20 and a dimension D3 of this decoupling means 20 along the longitudinal axis 13 are determined with respect to the mass equilibrium line 22. |
US09660497B2 |
Cordless portable pump device
A cordless portable pump device comprising a submersible pump, wiring means capable of conducting electrical current, a power supply comprising a rechargeable battery pack from a commercially available portable power tool having a voltage rating of at least fourteen volts, and a power receptacle suitably adapted to receive and retain the power supply. |
US09660496B2 |
Canned motor and vacuum pump
Provided is a canned motor to be coupled to a vacuum pump and used as a rotary driving source for the vacuum pump. The canned motor includes: a stator core; a rotor provided on an inner side of the stator core; and a non-conductive can provided between the stator core and the rotor. The non-conductive can is configured to separate the stator core and the rotor from each other. The non-conductive can is made of resin, ceramic, or composite material thereof. The non-conductive can is bonded to the stator core with an adhesive. |
US09660495B2 |
Stator for a high-temperature electric motor and electric motor
A stator for an electric motor for use at very high temperatures of up to 550° C. is provided, comprising a stator winding with an axis and with several winding wire ends which are passed out at a front end of the stator winding. The stator further comprises a stator winding interconnection with several ring conductors which are arranged at the front end of the stator winding coaxially to same and are axially spaced apart from each other. The ring conductors serve the electrical contacting of the winding wire ends. It is provided that an electrically insulating distance ring is respectively provided between axially successive ring conductors, wherein the ring conductors and the distance rings are alternately stacked. |
US09660493B2 |
Direct drive segmented generator
The present invention relates a stator segment for an electrical machine, comprising a plurality of windings, each winding having a winding starting and ending point, and a stator yoke with a plurality of stator slots for receiving at least one stator winding, said segment having a first side and a second side. At least one winding having its starting point at the first side, and its ending point at the first side of the segment, the at least one winding is received in one or more stator slots. At least one other winding having its starting point at the second side, and its ending point at the second side of the segment, the at least one other winding is received in one or more stator slots. |
US09660489B2 |
Permanent magnet rotor for an electric generator
A permanent magnet rotor comprising a rotor rim and a plurality of permanent magnet modules arranged on the outer or inner circumference of the rotor rim, the permanent magnet modules extending generally along an axial direction and being of substantially constant axial-cross section, and comprising a base adapted to be fixed to the rim of the generator rotor, one or more permanent magnets, and one or more pole pieces, wherein the permanent magnet modules comprise an axial cooling channel extending substantially along the length of the modules. |
US09660488B2 |
Electric ring with external power source
Embodiments of the present invention may relate generally to electrical systems, and more particularly, to a structure, system, and method of powering an electric ring with an external power source. An energy storage ring may be used to store energy and transmit energy to the electric ring. The energy storage ring may include an energy storage device and an energy transmission device. The electric ring may include an energy receiver device and one or more energy consuming devices. The energy transmission device of the energy storage ring may be configured to transmit energy to energy receiver device of the electric ring. Utilizing the energy storage ring to store energy may increase energy available for use by the electric ring, thus substantially increasing types and number of devices that may be included in the electric ring. |
US09660482B2 |
Power conversion device with momentary voltage drop compensation
A power conversion device able to supply a constant load voltage even when the voltage of a 3-phase alternating current power supply fluctuates. A series circuit formed of switching element Q1 and switching element Q2 and a series circuit formed of switching element Q3 and switching element Q4 are connected to both ends of direct current power supply series circuit 3 formed of direct current power supply Psp and direct current power supply Psn, a bidirectional switch element S1 is connected between alternating current output terminals U and R, a bidirectional switch element S2 is connected between alternating current output terminal U and neutral terminal O, a bidirectional switch element S3 is connected between alternating current output terminal W and neutral terminal O, a bidirectional switch element S4 is connected between alternating current output terminal W and terminal T, and alternating current output terminals V and terminal S are connected. |
US09660480B2 |
Wireless charging method and electronic device implementing the same
Disclosed is a wireless charging technology for portable electronic devices. A wireless charging method of resonance type can enhance the usability of wireless charging and also promote user's satisfaction. The portable electronic device is configured to wirelessly connect with a wireless power supply device, connect with one or more external devices, and transmit a message for requesting a wireless charging process for the external devices to the wireless power supply device. |
US09660473B2 |
Controllers for DC/DC converter
A DC/DC converter converts an input DC voltage to an output DC voltage and charges a battery. The DC/DC converter includes: a DC/DC controller, operable for generating a driving signal according to a target value for the output voltage and a first detection signal indicative of the output voltage level to control switching circuitry and to adjust the output voltage level; and a battery charging controller, coupled to the DC/DC controller and the battery, that is operable for receiving the first detection signal indicative of the output voltage level and a second detection signal indicative of a battery voltage level, and for generating a loop control signal according to the first detection signal and the second detection signal to adjust the target value for the output voltage, wherein the difference between the first detection signal and the second detection signal indicates the amount of a battery charging current. |
US09660472B2 |
Wireless communication controlled battery charging station
An electronic device sends a wireless signal to a charging station indicating that charging of a battery of the electronics device is to commence. The electronic device determines whether charging of the battery is to continue. In response to a determination that charging of the battery is not to continue, the electronic device sends a wireless signal to the charging station indicating that charging of the battery is to cease. |
US09660470B2 |
Flexible, hybrid energy generating and storage power cell
An apparatus includes a separator/electrolyte assembly; a first energy storage portion disposed on a first surface of the separator/electrolyte assembly; a second energy storage portion disposed on a second surface of the separator/electrolyte assembly; a first metallized piezoelectric film disposed on the first energy storage portion; and a second metallized piezoelectric film disposed on the second energy storage portion. When a force is applied to the first metallized piezoelectric film, a piezoelectric effect converts mechanical strain into electric potential and each energy storage portion stores the energy converted in the first energy storage portion and the second energy storage portion for subsequent discharge from the first energy portion and the second energy storage portion to an electronic device. |
US09660469B2 |
Multi-battery charging circuit and charging method thereof
A multi-battery charging circuit is described and it includes an electric power detecting unit for detecting remaining amount of electric power of each battery; a charging deciding unit provided with a first amount of electric power threshold and for comparing the remaining amount detected with the first threshold; and a charging unit for charging a plurality of batteries with a first strategy in a first time period, and with a second strategy in a second time period when the remaining amount of electric power of one or more of the batteries is equal to a second amount of electric power threshold, and with a third strategy in a third time period when the remaining amount is equal to a third amount of electric power threshold. |
US09660462B2 |
Method and apparatus for managing battery
A battery managing apparatus includes a battery controller configured to determine a time when a battery enters a steady state based on a charge and discharge current of the battery that is measured in response to a switching of a charge and discharge circuit connected to the battery. The apparatus further includes a time controller configured to wake up the battery controller based on the time when the battery enters the steady state, the battery controller being controlled based on the switching of the charge and discharge circuit. The battery controller is configured to control the battery in response to the time controller waking up the battery controller. |
US09660459B2 |
Voltage regulator and power receiving apparatus
The voltage regulator includes a resistor circuit that switches between a first state and a second state according to the comparison result signal. In the first state, a resistance between a second end of a first controlling transistor and a fixed potential is set at a first resistance, and a second end of a second controlling transistor and the fixed potential are disconnected from each other. In the second state, the second end of the first controlling transistor and the fixed potential are disconnected from each other, and a resistance between the second end of the second controlling transistor and the fixed potential is set at a second resistance. |
US09660452B2 |
Method and apparatus for controlling electric grid in islanding mode
An exemplary method for controlling transfer of electrical power in island mode in an arrangement having a converter and a load connected to the converter through a filter. The method including determining voltage reference components for one or more frequency components of an output voltage of the converter. An effect of a load current is compensated for by forming one or more voltage feedforward terms based on the load current and using the feedforward terms to adjust the voltage reference components. Control reference components for one or more of the frequency components are formed based on the voltage reference components, and a control reference is formed based on the control reference components. The output voltage of the converter is controlled based on the control reference. |
US09660450B2 |
Monitoring system and method for megawatt level battery energy storage power plant
The present invention relates to a monitoring and controlling system and method for megawatt level battery energy storage power plant, which includes: a central monitoring and controlling module is used to determine the power command value of each energy storage substation of the battery energy storage power plant, and send it to all the local monitoring and controlling modules; the local monitoring and controlling modules is used to calculate the power command value of each energy storage unit of the energy storage substations controlled by it, and sending it to each energy storage unit, and upload to the central monitoring and controlling module to store. Between the central monitoring and controlling module and the local monitoring and controlling modules, the data transmission and communication are carried out through communication networks; the communication networks adopt real time and non real time communication parallel network structure. |
US09660448B2 |
Multiple renewables site electrical generation and reactive power control
A method of configuring a renewable energy curtailment and control system uses a master controller and a plurality of controllers configured to control a cluster of renewable energy resources to deliver predetermined amounts of actual power and reactive power to a point of interconnect with a grid in accordance with contractual requirements with users of electrical power while reducing reactive power flow between renewable resources in the cluster. |
US09660444B2 |
Control unit for robots
In a control unit for a robot, an inverter which drives a motor installed in a robot. A control circuit controls drive of the motor. A drive power circuit supplies DC power to the motor, and a control power circuit DC power to the control circuit. A backup power circuit supplies backup DC power to the control circuit when the DC power from the control power circuit to the control circuit is shut down. A first switch is arranged between the backup power circuit and the inverter, the first switch being selectively switched on and off to open and close. A first switch control section switches on the first switch such that the DC power in the backup power circuit is supplementarily supplied to the inverter when the motor is driven to be accelerated. |
US09660442B2 |
Frequency regulation method
A frequency regulation method for a grid which is performed by a control device that connects, through a communication network, a controller for controlling at least one load device and a storage battery. The frequency regulation method including: obtaining, when it is detected that a frequency of a grid deviates from a predetermined range, an instruction signal including a power instruction value for keeping the frequency of the grid within the predetermined range; and generating a control signal for controlling the load device when the load device is operable in accordance with the instruction signal, and transmitting the control signal to the controller, and generating a control signal for charging or discharging the storage battery when the load device is not operable in accordance with the instruction signal, and transmitting the control signal to the storage battery. |
US09660440B2 |
Device of protection against transient electrical overvoltages
A device of protection against transient electrical overvoltages, including two voltage-limiting passive components, disconnectors sensitive to the state of these components and adapted to individually disconnect each end of life component therefrom, the components are joined in parallel between a first and a second terminal of the device, where the reference voltage of the first component is inferior to the reference voltage of the second component. |
US09660434B2 |
Electrical power distributor for an electric or hybrid vehicle
A high-voltage power distributor is configured to keep the need for high-voltage supply lines as low as possible for an electric or hybrid vehicle having an electric-motor driving motor. The high-voltage power distributor has a distributor housing formed with a connection space. At least one incoming supply line and two outgoing supply lines, which are connected to each other, are introduced into the connection space. The distributor housing has a two-part construction, with an electrically conductive inner housing and an insulating outer housing. Each respective shield of a respective supply line is connected to the inner housing in an electrically conductive manner. Thus, a mechanically robust design is enabled together with good EMC shielding in the connection region of the supply lines, and furthermore reliable sealing with respect to the environment is enabled. |
US09660432B2 |
Subsea umbilical
An umbilical for use in the offshore production of hydrocarbons, the umbilical comprising at least one electric cable, the electric cable comprising at least one electric conductor (18), and at least one electric conductor (18) comprising plurality of electric strands having interstices (15), wherein the interstices are filled with a metal-based material. In this way, there is provided an umbilical with a ‘void-free1 or completely gap-filled conductor construction which therefore prevents water or gas migration or transport along such a conductor. |
US09660429B2 |
Electrical wire protection tube and wire harness
A electrical wire protection tube and a wire harness that can prevent breakage of a wire arranged in the handle swing portion of a two-wheeled vehicle. The electrical wire protection tube includes a tube main body portion made up of ring-shaped ribs and small-diameter short tube portions that are a resin molded body and are alternatingly arranged in a single line so as to form one passageway for an electrical wire. Each ring-shaped ribs has a maximum-diameter ridgeline portion and first and second truncated cone surface portions that are respectively located on different sides of the ridgeline portion and are inclined toward the small-diameter short tube portions. When the tube main body portion is bent into a U shape, the small-diameter short tube portions stretch on one side such that the first and second truncated cone surface portions of adjacent ring-shaped ribs come into close contact on the opposite side. |
US09660422B2 |
Spark plug for voltage resistance and suppression of side sparking and oxidation
A spark plug includes an insulator and a center electrode. The insulator includes: a first cylindrical portion; a truncated cone-shaped portion whose outer diameter reduces toward a front end side; and a second cylindrical portion formed at a front end side of the truncated cone-shaped portion. A diameter C of the center electrode is not larger than 2.2 mm. A total I of a volume of the truncated cone-shaped portion and a volume of the second cylindrical portion, a volume E of the center electrode from a position at a rear end of the truncated cone-shaped portion to a position at a front end of the second cylindrical portion, and the diameter C satisfy I/E≧4.2333C2−19.79C+24.869. |
US09660417B2 |
Light emitting device with extended mode-hop-free spectral tuning ranges and method of manufacture
Laser with extended mode-hop free spectral tuning ranges and methods of manufacture such lasers are disclosed. In one embodiment an electrical device includes a carrier and a light emitting device including an active region and a first passive region disposed on a first side of the active region, wherein the active region of the light emitting device is disposed on the carrier while the first passive region is thermally floating. |
US09660416B2 |
Antenna feedback scheme for achieving narrow beam emission from plasmonic lasers
A distributed antenna-coupling feedback scheme and specially designed distributed feedback (DFB) metallic cavity and grating for laser application and in particular to plasmonic lasers ensuring a predesigned phase condition such that a mode traveling inside a waveguide is coupled/phase-locked to a mode traveling on the top metal improving the beam quality of the laser. |
US09660415B2 |
Semiconductor laser device
This semiconductor laser device includes a semiconductor laser chip and a spatial light modulator SLM which is optically connected to the semiconductor laser chip. The semiconductor laser chip LDC includes an active layer 4, a pair of cladding layers 2 and 7 sandwiching the active layer 4, and a diffraction grating layer 6 which is optically connected to the active layer 4. The spatial light modulator SLM includes a transparent common electrode 25, a plurality of transparent pixel electrodes 21, a liquid crystal layer LC arranged between the common electrode 25 and the pixel electrodes 21. A laser beam output in a thickness direction of the diffraction grating layer 6 is modulated by the spatial light modulator SLM, passes therethrough, and is output to the outside. |
US09660410B2 |
Laser lighting device and application thereof
A laser lighting device provides a broad range illumination for an area, such as a smoke filled space, a hallway or an underwater environment with certain turbidity. This lighting device contains a laser diode as a light source and a diffraction grating that is able to diffract an input laser light beam generated from the laser diode into a plurality of output laser light beams with the cross section of the plurality of output laser light beams forming a pattern comprising a plurality of light spots. In addition, this pattern may be in a donut shape. That is to say, the power of a light spot formed by a zero order light beam is lower than other light spots' power. Further, this laser lighting device is used to provide lighting with depth perception and forward visibility. |
US09660408B2 |
All optical high energy radiation source
A method for producing electromagnetic radiation comprising: firing a first laser pulse and generating a plasma region, the first laser pulse penetrating at least partially into the plasma region to create a plasma density wake in the plasma region; providing a group of charged particles in the plasma region arranged so as to be accelerated in the plasma density wake of the first laser pulse; reflecting the first laser pulse after the first laser pulse has penetrated into the plasma region, to give a reflected laser pulse; and arranging the reflected laser pulse to interact with the group of charged particles to generate an electromagnetic radiation. |
US09660407B2 |
Crimp head quick-change structure of a crimping tool
This invention is a crimp head quick-change structure of a crimping tool that enables a crimping tool to quickly replace crimp heads of various specifications. The operating theory of the crimp head quick-change structure of a crimping tool is to utilize: a first crimp head protrusion and a first blocker back section notch pushing each other combines with a first crimp head notch and a first head pushing each other to cause the first crimp head to lodge at first clamp section. |
US09660402B2 |
Conductor assembly for power distribution equipment
A conductor assembly for establishing a connection to a power distribution unit is disclosed. The conductor assembly includes one or more conductors have a conductive rod. Each end of the conductive rod has an end forming a ball member. The conductor assembly also includes a connector having a clamp mechanism to receive the ball member of the conductive rod. A fastener threadably couples with a conductor on power distribution unit to rigidly secure the conductor assembly to the electrical equipment units. |
US09660401B2 |
Suspended ceiling grid adapter
The invention includes an electrified framework system having a plurality of grid members which form a grid framework. A conductive material is disposed on a surface of at least one of the plurality of grid members as shown throughout the drawings. The system includes connectors which provide low voltage power connections. For example, the connectors bring power from a power supply to the conductive material disposed on the grid framework and/or the connectors provide electrical connections between the conductive material on the grid framework and various devices. |
US09660394B2 |
Reconfigurable plug strip
An apparatus includes a base segment having a signal port coupler configured to selectively conductively engage with a signal port. A first assembly includes a first segment movably coupled to the base segment and a second segment movably coupled to the first segment, and a second assembly includes a third segment movably coupled to the base segment and a fourth segment movably coupled to the third segment. The first, second, third, and fourth segments include receptacles configured to receive at least an electrically conductive portion of a device plug. An electrical connection assembly is disposed in the base, first, second, third, and fourth segments and is configured to selectively conductively engage the receptacles of the first, second, third, and fourth segments with a signal port. |
US09660393B2 |
Connector fitted with shorting terminal
In a connector fitted with a shorting terminal, both sides of an elastic member included in the shorting terminal are respectively provided with abutting parts to form one pair on the left and right, and each of the abutting parts can be independently elastically deformed and also biases two terminals to maintain a shorted state. When the connector fits with a mating connector housing, a short-cancellation member makes contact with a cancellation part and the abutting part is separated from the terminal to cancel the shorted state. |
US09660389B2 |
Additional ground paths for connectors having reduced pin counts
Low cost ground connections for standard connectors and connectors having reduced pin counts. One example may provide a connector system including a connector insert having a plurality of contacts along a top or bottom, or both top and bottom, of a connector insert, where first contacts in the plurality of contacts may be used to convey power, ground, or data and where second contacts in the plurality of contacts are used for ground. The second contacts may be arranged to have contacting portions that are positioned in the insert at different heights relative to the top or bottom of the connector insert and at different depths relative to a front opening of the connector insert. |
US09660388B2 |
Connector module with cable positioning features
A connector module includes a housing that extends along a longitudinal axis between a mating end and a cable end. The housing is defined by a first shell and a second shell that mate at a seam and define an interior chamber therebetween. The first shell and the second shell each includes a cable exit segment that has at least one cable positioning feature extending from an inner surface of the respective cable exit segment. Each cable positioning feature includes at least two posts and a slot defined therebetween. The slots of the cable positioning features are configured to receive a cable between the at least two posts of each corresponding cable positioning feature. The cable extends from the cable end of the housing. |
US09660387B2 |
Connector and method of manufacturing the same
A connector and a method of manufacturing the same are disclosed. The connector includes a module including at least one protection device and a connector frame formed by a mold, and the module is buried in the mold. The connector further includes a plurality of connection pins that are connected to the connector frame, and each of the plurality of connections pins has an exposed portion. Each of the plurality of connection pins is exposed, and at least a first set of the plurality of connection pins is electrically connected to the at least one protection device. |
US09660385B2 |
Electrical connectors having open-ended conductors
Electrical connector including a plurality of mating conductors. Each of the mating conductors extends between an engagement portion and an interior portion. The engagement portions of the mating conductors are configured to engage contacts of the mating connector. The engagement portions are located proximate to one another at a first nodal region. The interior portions are located proximate to one another at a second nodal region. The electrical connector also includes a first open-ended conductor electrically connected to the engagement portion of a first mating conductor of the plurality of mating conductors and extending from the first nodal region. The electrical connector also includes a second open-ended conductor electrically connected to the interior portion of a second mating conductor of the plurality of mating conductors and extending from the second nodal region. The first open-ended conductor is capacitively coupled to the second open-ended conductor. |
US09660384B2 |
Electrical connector with hybrid shield
An electrical connector with reduced cross talk and controlled impedance. The connector comprises hybrid shields with lossy portions and conductive portions. The synergistic effect of the lossy portions and the conductive portions allows the hybrid shields to be relatively thin such that they can be incorporated into the mating interface regions or other mechanically constrained regions of the connector to provide adequate crosstalk suppression without undesirably impacting impedance. The conductive portions may be shaped to preferentially position the conductive regions adjacent signal conductors susceptible to cross talk to further contribute to the synergy. The conductive regions may include holes to contribute to desired electrical properties for the connector. |
US09660380B1 |
Alignment tolerant electronic connector
An electronic connector includes a base and a tapered extension. The tapered extension includes a platform and a plurality of electrical contacts. An alignment tolerant joint couples the tapered extension to the base, such that the tapered extension is movable relative to the base in three orthogonal dimensions responsive to an external force applied to the tapered extension. One or more biasing components bias the tapered extension away from the base. |
US09660377B2 |
Connector apparatus
A magnetic electrical connector is provided which has particular application to use in vehicles or aircraft to prevent damage due to passenger movement. The connector includes a socket having a housing with a front face, a plurality of conductor contact regions provided on the front face, and a magnet provided in the housing to physically retain a plug in connection with the socket in use. |
US09660373B2 |
Waterproof electrical receptacle connector
A waterproof electrical receptacle connector includes a plastic shell, a metallic shell, an insulated housing, and a buckling member. The plastic shell includes a shell body, a through hole defined in the shell body, and an assembling hole defined on the shell body. The metallic shell is received in the through hole and defines a receiving cavity. The insulated housing is received in the receiving cavity and includes a base portion and a tongue portion extending from the base portion. The buckling member is positioned with the assembling hole and includes a buckling body and a hook extending from the bottom of the buckling body and protruded out of the assembling hole. Accordingly, the hook is protruded out of the assembling hole and engaged with a buckling hole of a circuit board, so that the front of waterproof electrical receptacle connector can be firmly positioned with the circuit board. |
US09660371B2 |
Conductive connector
In a connector including a connection portion that is compressed between connection object members (F and F′) and that conductively connects the connection object members (F and F′) to each other, and a base portion that is connected to the connection portion and that forms a recess therein, the connection portion includes a plurality of conductive portions, each conductive portion having conductors arranged in a thickness direction and two electrode planes each in contact with the corresponding one of the connection object members (F and F′), and a retaining portion that retains the conductive portion, the base portion including erect walls and a top wall portion so as to form a recess in the erect walls and the top wall portion, the base portion including, in the recess, partition walls so as to form accommodation portions that accommodate projecting parts (S) connected to the connection object member (F′). |
US09660370B2 |
Connector
A connector has a contact, a maintaining member, a housing, a regulating portion and an actuator. A supporting portion and a projecting portion of the contact have shapes same as those of the maintaining member. The housing holds the contact and the maintaining member. A permitting portion of the housing allows the projecting portion of the contact to be moved in an up-down direction. The regulating portion maintains a state where the projecting portion of the maintaining member projects into a receiving portion of the housing in the up-down direction. When the actuator is moved to the close position in a received state, the projecting portion of the contact is pressed against the object. When the actuator is positioned at the close position in the received state, the projecting portion of the maintaining member is positioned in front of an engaged portion of the object. |
US09660369B2 |
Assembly of cable and connector
An assembly of cable and connector includes a flat flexible cable, an input-output connector and a paddle card. The flat flexible cable has parallel conductor wires, an insulated layer wrapped around the conductor wires. The conductor wires have at least one first integrated power wire and signal wires. A width of the first integrated power wire is larger than two times the width of one signal wire. The input-output connector has terminals separated into an upper-side terminal and a lower-side terminal. A number of the terminals is larger than a number of the conductor wires. The paddle card has a base board, and transferring circuits distributed on the base board. The transferring circuits has first pads on one side of the base board which are correspondingly connected to the conductor wires, and second pads on the other side of the base board which are correspondingly connected to the terminals. |
US09660367B2 |
Smart card seat and electronic device
A smart card seat and an electronic device are provided. The smart card seat includes a seat body and at least one seat terminal for electrically contacting a metal contact of a smart card. Each of the at least one seat terminal comprises a terminal fixing portion and a strip-shaped terminal cantilever. Moreover the terminal cantilever has a tail fixedly connected to a first stationary end of the terminal fixing portion, a head operatively placed on a second stationary end of the terminal fixing portion, and a middle portion higher than the tail and the head. |
US09660363B2 |
Battery terminal
What is described is a battery terminal having a pole contact element which is designed to surround a pole of a rechargeable battery on a mounting plane; a first limb and a second limb which are each connected to the pole contact element, the spacing between the first and second limbs being reducible by application of force in order to fasten the pole contact element to the pole, and a tensioning arrangement which couples the two limbs to one another, said tensioning arrangement having a tensioning screw which can be actuated so as to apply force to the two limbs and which is oriented along a tensioning direction which is tilted with respect to the mounting plane. In this case, the tensioning arrangement comprises a first clamping piece which can be positioned on the first limb and a second clamping piece which can be positioned on the second limb, wherein the tensioning screw is passed through a first screw receptacle formed in the first clamping piece and a second screw receptacle formed in the second clamping piece, said first and second screw receptacles being aligned with one another along the tensioning direction. |
US09660362B2 |
Device for electrical connection having an auxiliary output, and switching appliance having such a device
A device connects an electrical conductor to an area for electrical connection of an electrical switching device, the switching device having an electrical switching module connected to the area for electrical connection. The connecting device has at least one primary unit for electrically connecting a primary conductor to the area for connection, and an insulating shell receiving each primary connecting unit. The connecting device additionally has at least one secondary unit for connecting a secondary electrical conductor, and, for each secondary unit, an electrically conductive link piece connected between the secondary unit and a respective primary unit. |
US09660357B1 |
Electrical connector with internal crimping mechanism
An electrical connector with an internal crimping mechanism. The electrical connector has a connector shell with one or more electrical connecting pins contained therein. One or more crimping screws are threaded through a hole in a wall of the connector shell. One or more crimping springs, with a first side and a second opposite side, are within the connector shell adjacent to the hole in the wall of the connector shell. There is a hole in the first side of the crimping spring through which the crimping screw passes to engage the second opposite side of the crimping spring. The crimping screw and the crimping spring are constructed to reversibly crimp an electrical wire between the second opposite side of the crimping spring and an internal wall of the connecting pin when said crimping screw is screwed into said electrical connector. |
US09660356B1 |
Semiconductor device
In a semiconductor device, a plurality of semiconductor units is electrically connected in parallel using a connecting device. The connecting device includes a first connecting unit and a second connecting unit. The first connecting unit is electrically connected to a control terminal of each semiconductor unit. The second connecting unit is electrically connected to a main terminal of each semiconductor unit. |
US09660350B2 |
Method for creating a slot-line on a multilayer substrate and multilayer printed circuit comprising at least one slot-line realized according to said method and used as an isolating slot or antenna
The present invention relates to a method for realizing a short-circuited slot-line on a multilayer substrate comprising at least a first conductive layer, a dielectric layer and a second conductive layer, the method comprising the following steps: etching in the first conductive layer a slot-line having an electrical length L, etching in the first conductive layer, around the slot-line, a first portion of a first band having an electrical length L1≦L, etching in the first conductive layer, around the slot-line, a second portion of said first band, having an electrical length L2≦L, etching in the second conductive layer, a second band in the form of a loop having an electrical length L3, one end of the second band being connected to the first part of the first band and the other end of the second band being connected to the second part of the first band so as to form a conductive loop. The method is used notably to realize isolating slot-lines and slot-antennae. |
US09660349B2 |
Multiferroic surface acoustic wave antenna
A method of fabricating a multiferroic antenna element may include providing a electroelastic substrate to transform mechanical oscillations into an acoustic wave, providing a resonator assembly on a surface of the electroelastic substrate where the resonator assembly includes a plurality of magnetoelastic resonators that transform an electromagnetic wave into mechanical oscillations corresponding to a frequency of the electromagnetic wave, and providing an interdigitated electrode assembly at a portion of the electroelastic substrate to convert the acoustic wave into an electrical signal preserving information associated with the frequency of the electromagnetic wave. |
US09660343B2 |
Antenna and communication device comprising same
Disclosed are an antenna and a communication device including the same. The antenna includes a feeder, a first loop antenna that has an end connected to the feeder and the other end connected to a ground, and a second loop antenna that has an end connected to the feeder and the other end connected to the ground, and has an electrical length different from that of the first loop antenna, wherein an impedance matching line having a discontinuously different line width is formed in a partial area of the first loop antenna. |
US09660342B2 |
Antenna structure and wireless communication device employing same
A wireless communication device includes a substrate and an antenna structure. The substrate includes a first surface and a second surface opposite the first surface. The antenna structure includes a feeding antenna, a metal ring, and a parasitic antenna. The feeding antenna has a feeding point configured to feed current signal. The metal ring is positioned apart from the feeding antenna, the metal ring is configured to be grounded and resonate with the feeding antenna to generate a first high-frequency resonate mode. The parasitic antenna is connected to the metal ring, the parasitic antenna is configured to resonate with the feeding antenna to generate a second high-frequency resonate mode, and resonate with the metal ring to generate a low-frequency mode. |
US09660341B2 |
Signal line module and communication terminal apparatus
In a signal line module and a communication terminal apparatus, a first connection portion connected to a feeding circuit, a second connection portion connected to a radiation element, a first high-frequency line portion, a second high-frequency line portion, and a matching circuit portion defining all of or a portion of a first matching circuit are integrally provided in a multilayer body including a plurality of base material layers. The first connection portion, the first high-frequency line portion, and the matching circuit portion are in a ground zone superposed with a ground conductor, when viewed in plan in a stacking direction of the multilayer body, and the second high-frequency line portion and the second connection portion are in a non-ground zone. The second high-frequency line portion and the second connection portion, together with the radiation element, operate as a radiation portion. |
US09660340B2 |
Multiband antenna
Two high frequency antennas are provided in a multilayer substrate. Each high frequency antenna is configured of a radiation element, a high frequency power supply line, and a high frequency power supply unit. A low frequency antenna is configured of a series radiation element, a low frequency power supply line, and a lower frequency power supply unit. The series radiation element is formed of two radiation elements connected by a radiation element connection line. One end side of the series radiation element is connected to the low frequency power supply unit via the low frequency power supply line. Open stubs to block transmission of a high frequency signal (SH) are connected to the radiation element connection line and the low frequency power supply line. Short stubs to block transmission of a low frequency signal (SL) are connected to the high frequency power supply lines. |
US09660338B2 |
Method for multi-antenna signal processing at an antenna element arrangement, corresponding transceiver and corresponding antenna element arrangement
The present invention relates to a method for multi-antenna signal processing at an antenna element arrangement belonging to a transceiver of a radio communication network, the antenna element arrangement comprising antenna elements (211, 221, 231, 241) in horizontal and in vertical direction, wherein complex antenna weights are applied to said antenna elements. |
US09660337B2 |
Multimode antenna structure
One or more embodiments are directed to a multimode antenna structure for transmitting and receiving electromagnetic signals in a communications device. The communications device includes circuitry for processing signals communicated to and from the antenna structure. The antenna structure is configured for optimal operation in a given frequency range. The antenna structure includes a plurality of antenna ports operatively coupled to the circuitry, and a plurality of antenna elements, each operatively coupled to a different one of the antenna ports. Each of the plurality of antenna elements is configured to have an electrical length selected to provide optimal operation within the given frequency range. The antenna structure also includes one or more connecting elements electrically connecting the antenna elements such that electrical currents on one antenna element flow to a connected neighboring antenna element and generally bypass the antenna port coupled to the neighboring antenna element. The electrical currents flowing through the one antenna element and the neighboring antenna element are generally equal in magnitude, such that an antenna mode excited by one antenna port is generally electrically isolated from a mode excited by another antenna port at a given desired signal frequency range without the use of a decoupling network connected to the antenna ports, and the antenna structure generates diverse antenna patterns. |
US09660336B2 |
Systems, devices and methods for transmitting electrical signals through a faraday cage
Embodiments of the present disclosure provide devices, methods, and systems that support electrical connection, signal delivery, and/or communication between internal and external portions of a Faraday cage. In some embodiments, devices and methods are provided for transmitting electrical signals through a waveguide port of a Faraday cage. In some embodiments, aspects of the present disclosure are employed to adapt a magnetic resonance imaging system for communications between a scanner room and a control room. |
US09660331B2 |
Radio modem antenna efficiency in on board diagnostic device
An on board diagnostic (OBD) device having a radio modem is provided. An antenna of the radio modem is connected to a printed circuit board (PCB) housed within a plastic housing, where the PCB has a ground plane which is extended by a conductive extension. The conductive extension lengthens an effective length of a counterpoise of the antenna without necessitating an increase in size of the OBD device/plastic housing, resulting in maintaining a small form factor for the OBD device, while increasing antenna efficiency and/or bandwidth. |
US09660329B2 |
Directional antenna
A directional antenna including a ground plane, a feeding element and a radiating element is provided. The feeding element is adjacent to the ground plane and includes a feeding point. A coupling gap is formed between the radiating element and the feeding element, and the radiating element includes a coupling point. Both the coupling point of the radiating element and the feeding point of the feeding element are at the perpendicular line of a ground plane. Further, a distance between the coupling point and an open end of the radiating element is smaller than 0.16λ of a resonant frequency of the directional antenna. |
US09660328B2 |
Mounting assembly for an integrated remote radio head and antenna system
A mounting assembly for a remote radio head, in one embodiment, comprising a body configured to hold the remote radio head and a mounting system to detachably couple the body to an antenna housing. The mounting system configured to facilitate alignment of the remote radio head ports with the antenna ports. |
US09660322B1 |
Using a coarse positioning mechanism for precision pointing applications
Apparatus, systems and methods provide for compensating for pointing errors that may occur when using a coarse positioning mechanism for pointing a payload toward a target. According to aspects of the disclosure, a coarse positioning mechanism is configured to compensate for pointing errors that may occur when pointing a payload toward a target over a large angular FOV. The coarse positioning mechanism may be configured for a variety of applications, such as precision tracking applications and precision pointing applications over a large angular FOV. The coarse positioning mechanism may include adjustment mechanisms for one or more axes that are used to adjust the pointing direction of the target. |
US09660321B2 |
Method and system for a mobile application (app) that assists with aiming or aligning a satellite dish or antenna
An app running on a communication device determines a current position of an antenna, which is to be aligned with a transmitter. The app determines a direction in which the antenna should be oriented so that the antenna is aligned with the transmitter when the communication device is placed by the antenna. The app may generate, based on the determined direction, one or more cues to enable alignment of the antenna so that the current position or a newly determined current position of the antenna is aligned with the determined position of the transmitter. The cues may include audible, visual and/or vibration cues. The app may acquire information from one or more sensors, which are located within the communication device and/or integrated within the antenna. The acquired information may be utilized to determine the current position and/or a newly determined current position of the antenna. |
US09660313B2 |
Metal-air fuel cells and methods of removing spent fuel therefrom
This invention is directed to a metal-air electrochemical power sources, specifically zinc-air batteries and fuel cells, and methods for removing solid or semi-solid spent fuel using a thickener-liquefier pair. |
US09660311B2 |
Aqueous lithium air batteries
Aqueous Li/Air secondary battery cells are configurable to achieve high energy density and prolonged cycle life. The cells include a protected a lithium metal or alloy anode and an aqueous catholyte in a cathode compartment. The aqueous catholyte comprises an evaporative-loss resistant and/or polyprotic active compound or active agent that partakes in the discharge reaction and effectuates cathode capacity for discharge in the acidic region. This leads to improved performance including one or more of increased specific energy, improved stability on open circuit, and prolonged cycle life, as well as various methods, including a method of operating an aqueous Li/Air cell to simultaneously achieve improved energy density and prolonged cycle life. |
US09660308B2 |
Thermal protection case for a motor vehicle battery
A thermal protection device made from a polymer material, including two separate elements, a cover and a thermal protection case. The thermal protection case includes at least two foldable portions of which the link between the two is articulated about a hinge, the case configured to switch, by folding and unfolding, from a storage position to an operating position configured, by fixing to the battery support base that maintains the shape of same, to cover a motor vehicle battery, which may be in different formats depending on characteristics of the vehicle. |
US09660305B2 |
Method of controlling storage battery, apparatus for controlling storage battery, and electric power control system
A method of controlling a high-temperature storage battery connected to an electric power system, an apparatus for controlling the storage battery, and an electric power control system reside in that, when the temperature of the storage battery is equal to or lower than a reference temperature, charging and discharging the storage battery with charging and discharging electric power, which is the sum of charging and discharging electric power based on a preset process of operating the storage battery and charging and discharging electric power corresponding to charging and discharging cycles each of a continuous charging time of 1 hour or shorter and a continuous discharging time of 1 hour or shorter, for thereby supplying thermal energy to the storage battery. |
US09660303B2 |
Battery monitoring system
A battery monitoring device includes a sensor device, which is electrically connectable to an automobile battery and may be placed thereon, and which is arranged to detect an operating variable of the battery. The battery monitoring device further includes a detection circuit, which is connected via a cable connection to the sensor device; and a data processing circuit, which is connected via a potential isolation circuit to the detection circuit. The potential isolation circuit provides isolation of the potential level of the detection circuit from a potential level of the data processing circuit for direct components. |
US09660300B2 |
Method for manufacturing sealed battery
A method for manufacturing a sealed battery includes: injecting an electrolytic solution into an exterior; introducing a detection gas into the exterior; and detecting a leakage by detecting a leakage of the detection gas introduced into the exterior, the electrolytic solution in an electrolytic solution tank is pressure fed into the exterior by pressurizing the electrolytic solution tank by feeding a gas of a kind the same as the detection gas in the electrolytic solution tank where the electrolytic solution is stored, in order to inject the electrolytic solution into the battery container. |
US09660299B2 |
Strain measurement based battery testing
A method and system for strain-based estimation of the state of health of a battery, from an initial state to an aged state, is provided. A strain gauge is applied to the battery. A first strain measurement is performed on the battery, using the strain gauge, at a selected charge capacity of the battery and at the initial state of the battery. A second strain measurement is performed on the battery, using the strain gauge, at the selected charge capacity of the battery and at the aged state of the battery. The capacity degradation of the battery is estimated as the difference between the first and second strain measurements divided by the first strain measurement. |
US09660297B2 |
Methods of producing batteries utilizing anode coatings directly on nanoporous separators
Provided are methods of preparing a separator/anode assembly for use in an electric current producing cell, wherein the assembly comprises an anode current collector layer interposed between a first anode layer and a second anode layer and a porous separator layer on the side of the first anode layer opposite to the anode current collector layer, wherein the first anode layer is coated directly on the separator layer. |
US09660296B2 |
Electrode assembly having step, battery cell, battery pack and device including the same
There is provide an electrode assembly including an electrode laminate having a plurality of electrode units rolled up to be stacked on one another in at least two rectangularly shaped separation films, the electrode assembly being characterized in that at least one of two rectangularly shaped separation films is disposed on upper and lower surfaces of the respective electrode unit, at least one separation film disposed on one surface being different from a separation film disposed on another surface, and the electrode laminate includes at least one step formed by stacking an electrode unit having a difference in area from an electrode unit adjacent thereto, having one of the rectangularly shaped separation films as a boundary therebetween. |
US09660295B2 |
Electrolyte and rechargeable lithium battery including the same
An electrolyte for a rechargeable lithium battery and a rechargeable lithium battery, the electrolyte including a lithium salt, a non-aqueous organic solvent, and an additive represented by the following Chemical Formula 1: wherein, in Chemical Formula 1, R1 to R3 are each independently a substituted or unsubstituted C1 to C10 alkylene group, a substituted or unsubstituted C3 to C30 cycloalkylene group, a substituted or unsubstituted C6 to C30 arylene group, or a substituted or unsubstituted C2 to C30 heteroarylene group. |
US09660293B2 |
Method and system for battery protection
An electrical combination. The combination comprises a hand held power tool, a battery pack and a controller. The battery pack includes a battery pack housing connectable to and supportable by the hand held power tool, a plurality of battery cells supported by the battery pack housing, each of the plurality of battery cells having a lithium-based chemistry, being individually tapped and having an individual state of charge. A communication path is provided by a battery pack sense terminal and a power tool sense terminal. The controller is operable to monitor a state of charge of a number of battery cells less than the plurality of battery cells and to generate a signal based on the monitored state of charge of the number of battery cells less than the plurality of battery cells, the signal being operable to control the operation of the hand held power tool. |
US09660292B2 |
Electrode structures for three-dimensional batteries
An electrode structure for use in an energy storage device comprising a population of electrodes, a population of counter-electrodes and a microporous separator separating members of the electrode population from members of the counter-electrode population. Each member of the electrode population comprises an electrode active material layer and an electrode current conductor layer, and each member of the electrode population has a bottom, a top, a length LE, a width WE and a height HE, wherein the ratio of LE to each of WE and HE is at least 5:1, the ratio of HE to WE is between 0.4:1 and 1000:1, and the electrode current collector layer of each member of the electrode population has a length LC that is measured in the same direction as and is at least 50% of length LE. |
US09660287B2 |
Apparatus for preventing deformation of fuel cell stack
An apparatus for preventing deformation of a fuel cell stack is provided. The apparatus includes a support unit, respective ends of which are connected to first endplates of a pair of stacked fuel cell stacks. The apparatus further includes a support protrusion that protrudes from a surface of the support unit and extends through a gap between the pair of fuel cell stacks. |
US09660285B2 |
Fuel cell and method for manufacturing the same
Disclosed are: a fuel cell which is provided with a membrane electrode assembly (50), an anode-side gas diffusion layer (52) and a cathode-side gas diffusion layer (54); and a method for manufacturing the cell. The degree of processing for suppressing protrusion of carbon fibers in the anode-side gas diffusion layer (52) and the degree of processing for suppressing protrusion of carbon fibers in the cathode-side gas diffusion layer (54) are set to be different from each other. Specifically, protrusion from the anode-side gas diffusion layer (52) is sufficiently suppressed, thereby being prevented from damaging the membrane electrode assembly (50). Meanwhile, the degree of suppression processing of the cathode-side gas diffusion layer (54) is set low, thereby securing drainage of generated water. |
US09660284B2 |
Power conversion system
Provided is a power conversion system having a solid-oxide fuel cell capable of stably generating electricity from hydrogen generated by an organic hydride. The power conversion system includes a solid-oxide fuel cell, a reactor for producing hydrogen and a dehydrogenation product from an organic hydride by dehydrogenation reaction, and a heat engine for generating motive power. The power conversion system separates the hydrogen produced by the reactor, and supplies the hydrogen as fuel to the solid-oxide fuel cell. Exhaust heat of the heat engine is supplied to both the solid-oxide fuel cell and the reactor. |
US09660283B2 |
Current measurement device
A current measurement device includes a measurement part that is constituted by including a resistance part having a predetermined electric resistance value and a pair of current collector parts for extracting a potential difference generated by a current that flows the resistance part; a potential difference detector that is connected to the pair of current collector parts and detects a potential difference generated in the resistance part; and a current detector that detects the current that flows through the inside of a fuel cell. The measurement part is disposed to be integrated with one separator of the pair of separators and the pair of current collectors is disposed so as to overlap with the resistance part when seen from a direction orthogonal to the stacking direction of the cells. |
US09660280B2 |
System and method of controlling fuel cell system using a drain-purge valve
A system and method of controlling fuel cell system is provided that simultaneously drains condensation and purges hydrogen via single valve. In particular, condensate water is drained by opening a drain-purge valve at a point in time at which a production amount of the condensate water exceeds a capacity of a water trap. An opening time of the drain-purge valve is then determined depending on a hydrogen concentration of an anode side and a target hydrogen concentration after the draining the condensate water. Hydrogen is then purged by maintaining the drain-purge valve in a state in which it is opened for the determined opening time. |
US09660275B2 |
Fuel cell including gas flow path layer
A fuel cell is configured to comprise a power generation layer including an electrolyte membrane, an anode and a cathode, separators and a gas flow path layer provided between the power generation layer and the separator. The gas flow path layer is structured by a plurality of corrugated elements. Each corrugated element has a corrugated cross section where first convexes that are convex toward the separator and second convexes that are convex toward the power generation layer are alternately arranged. The plurality of corrugated elements are arranged, such that a top surface of the first convex in one corrugated element and a bottom surface of the second convex in an adjacent corrugated element cooperatively form an integral surface, and a plurality of through holes are formed between the respective adjacent corrugated elements. The plurality of corrugated elements include a corrugated element having positions of the first convexes and the second convexes shifted in a positive side of the first direction from those of an adjacent corrugated element, and a corrugated element having positions of the first convexes and the second convexes shifted in a negative side of the first direction from those of an adjacent corrugated element. The volume of a first reaction gas flow path, which is formed along the positions of the second convexes on a separator-side of the gas flow path layer, is less than the volume of a second reaction gas flow path, which is formed along the positions of the first convexes on a power generation layer-side of the gas flow path layer. |
US09660271B2 |
Resin composition
The present invention provides a resin composition for an electrically conductive resin film which is excellent in electric conductivity, tensile elongation, durability to bending and flexibility and is suitable as electrodes or protective coatings on the electrodes in redox flow batteries. A resin composition includes (A) 100 parts by mass of a thermoplastic resin, (B) 1 to 60 parts by mass of carbon nanotubes and (C) 1 to 100 parts by mass of at least one selected from the group consisting of acetylene black and graphite. |
US09660268B2 |
Alkali-ion battery with enhanced transition metal cyanometallate electrode structure
An alkali-ion battery is provided with a transition metal cyanometallate (TMCM) sheet cathode and a non-alkaline metal anode. The fabrication method mixes TMCM powders, conductive additives, and a polytetrafluoroethylene binder with a solution containing water, forming a wet paste. The wet paste is formed into a free-standing sheet of cathode active material, which is laminated to a cathode current collector, forming a cathode electrode. The free-standing sheet of cathode active material has a thickness typically in the range of 100 microns to 2 millimeters. The cathode electrode is assembled with a non-alkaline metal anode electrode and an ion-permeable membrane interposed between the cathode electrode and anode electrode, forming an assembly. The assembly is dried at a temperature of greater than 100 degrees C. The dried assembly is then inserted into a container (case) and electrolyte is added. Thick anodes made from free-standing sheets of active material can be similarly formed. |
US09660263B2 |
Layered oxide materials for batteries
Materials are presented of the formula: Ax My Mizi O2−d, where A is sodium or a mixed alkali metal including sodium as a major constituent; x>0; M is a metal or germanium; y>0; Mi, for i=1, 2, 3 . . . n, is a transition metal or an alkali metal; zi≧0 for each i=1, 2, 3 . . . n; 0 |
US09660260B2 |
Cathode active material coated with fluorine-doped lithium metal manganese oxide and lithium-ion secondary battery comprising the same
Provided are a cathode active material coated with a fluorine-doped spinel-structured lithium metal manganese oxide, a lithium secondary battery including the same, and a method for preparing the same. The cathode active material has improved chemical stability and provides improved charge/discharge characteristics at elevated temperature (55-60° C.) and high rate. The cathode active material allows lithium ions to pass through the coating layer with ease and is chemically stable, and thus may be used effectively as a cathode active material for a high-power lithium secondary battery. |
US09660258B2 |
Lithium-ion secondary battery
The negative electrode is formed from silicon, an amount of heat generation in a negative electrode, which is measured by a differential scanning calorimeter within a range of 210 to 380° C. during full charge, is 850 J/g or less, and a cyclic carbonate including ethylene carbonate and a chain carbonate which has a chemical formula expressed by R1—O—CO—OR2, and in which R1 and R2 represent an alkyl group having a carbon number of 2 or more are used for an electrolytic solution. |
US09660257B2 |
Storage element
A storage element for a solid-electrolyte battery is provided, having a main body which is composed of a porous matrix of sintered ceramic particles, and also having a redox system which is composed of a first metal and/or at least one oxide of the first metal, wherein a basic composition of the storage element comprises at least one further oxide from the group comprising Y2O3, MgO, Gd2O3, WO3, ZnO, MnO which is suitable for forming an oxidic mixed phase with the first metal and/or the at least one oxide of the first metal. |
US09660253B2 |
Positive electrode active material for sodium battery, and method of producing the same
The invention provides a positive electrode active material for sodium batteries which has a high working potential and can be charged and discharged at a high potential. The invention also provides a method of producing such a positive electrode active material, with this positive electrode active material for sodium batteries being represented by general formula (1) below: NaxMy(AO4)z(P2O7)w (1) (wherein M is at least one selected from the group consisting of titanium, vanadium, chromium, manganese, iron, cobalt, nickel, copper and zinc; A is at least one selected from the group consisting of aluminum, silicon, phosphorus, sulfur, titanium, vanadium and tungsten; x satisfies the condition 4≧x≧2; y satisfies the condition 4≧y≧1, z satisfies the condition 4≧z≧0; w satisfies the condition 1≧w≧0; and one or both of z and w is 1 or more). |
US09660249B2 |
Rechargeable battery having a fuse
A rechargeable battery includes an electrode assembly; a case housing the electrode assembly; and an electrode connection assembly electrically coupled to the electrode assembly, the electrode connection assembly including: a terminal; a current collector electrically coupled to the electrode assembly; an insulating member between the terminal and the current collector, wherein a portion of the insulating member is spaced from the terminal and the current collector; and a connection member electrically coupling the terminal and the current collector, the connection member including a fuse part, wherein the portion of the insulating member overlaps with the connection member. |
US09660243B2 |
Battery wiring module
A battery wiring module in which connection members are held by a resin protector, the connection members connecting adjacent electrode terminals of a plurality of single batteries, the single batteries having the positive and negative electrode terminals, as well as a battery-side detection terminal for detecting a status of the single battery. The battery wiring module includes a voltage detection terminal, which includes a flat plate-shaped flat plate and a wire connection connected to a terminal end of a wire. The resin protector includes an opening, which enables the battery-side detection terminal to contact the flat plate of the voltage detection terminal. The voltage detection terminal includes an engaged portion extending on a different plane than that of the flat plate. The engaged portion is engaged with a first engagement portion provided to the resin protector. |
US09660240B2 |
Secondary battery including separator containing electroconductive porous layer sandwiched between electroconductive material-free porous layers
Provided is a very safe secondary battery that can prevent the occurrence of battery abnormalities even when the internal battery temperature increases due to, for example, overcharging. A separator 70 in this secondary battery has a laminated structure that is provided with at least two porous layers 76A, 72, 76B, wherein one of these layers forms a porous electroconductive layer 72 in which an electroconductive material 74 is dispersed in the porous layer. |
US09660238B2 |
Slurry for secondary battery porous membrane, a secondary battery porous membrane, an electrode for secondary battery, a separator for secondary battery and a secondary battery
A secondary battery porous membrane, manufactured by a slurry for secondary battery porous membrane, which is superior in coating priority and dispersibility of non-conductive organic particles, which improves cycle characteristic of the obtained secondary battery, which has high flexibility and can prevent powder falls, and which has less content of moisture amount; and non-conductive organic particles, which can be suitably used as a secondary battery porous membrane and has less content of metallic foreign particles. The slurry for secondary battery porous membrane comprises; a binder including a polymerized unit of vinyl monomer having a hydrophilic acid group, a non-conductive organic particle having a functional group, cross-linkable with the hydrophilic acid group and a solvent. |
US09660237B2 |
Manifold vent channel for a battery module
The present disclosure includes a battery module having a housing that includes a lid and a battery cell with a battery cell terminal and a battery cell vent on an end of the battery cell. The battery cell vent is configured to exhaust battery cell effluent. The battery module includes a printed circuit board positioned in an immediate vent direction of the battery cell, a vent shield channel positioned between the battery cell vent and the printed circuit board along the immediate vent direction of battery cell effluent, where the vent shield plate is immediately adjacent to the printed circuit board and configured to block the effluent from contacting the printed circuit board and to redirect the battery cell effluent along a desired vent path, and a module vent fluidly coupled to the desired vent path and configured to direct the battery cell effluent out of the battery module. |
US09660236B2 |
Battery and saddle-type electric vehicle equipped therewith
A battery includes a controller configured or programmed to manage battery cells disposed inside a housing. The controller is arranged one of forward or rearward of the battery cells. The housing includes right and left housing half bodies which define right and left portions of the housing, respectively, and are assembled together in a lateral direction. The battery prevents an increase in the width of a saddle-type electric vehicle while securing a sufficient capacity of the housing. |
US09660234B2 |
Battery enclosure with arc-shaped elongated impact absorbing ribs
An enclosure for a traction motor battery of a vehicle is disclosed that includes a plurality of impact absorbing members on the exterior of the enclosure. The impact absorbing members have an arc-shaped or partially cylindrical wall and a flat wall that define a partially cylindrical pocket. In an impact, the arc-shaped wall collapses toward the flat wall to absorb the impact force. |
US09660230B2 |
Battery pack having end plates
Provided is a battery pack including a pair of end plates facing each other, a plurality of battery cells arrayed between the end plates, and a pair of side plates each extending along a length of the plurality of battery cells, and coupled to the end plates, wherein each of the end plates includes a base plate, bending portions bent from each edge of the base plate in a direction away from the plurality of battery cells, each bending portion having a reinforcing bead unit, and a flange portion connected to the base plate at each bending portion. According to one or more embodiments of the present invention, deformation of the battery pack may be efficiently suppressed and deterioration of a function of a battery cell may be prevented by blocking volume expansion due to recharging and discharging operations of the battery cell. |
US09660229B2 |
Battery pack release with tactile feedback for cordless power tools
Battery packs include a battery pack housing, at least one battery release member held by the battery housing, a (blind) latch held by the battery pack housing in communication with the battery release member that releaseably locks the battery pack to a device, and a tactile feedback mechanism that is held by the battery pack housing and is in communication with the battery release member. The tactile feedback mechanism generates a tactile feedback that reduces or increases an application force required by a user to manually actuate the at least one release member. The tactile feedback transmitted through the at least one battery release member. The tactile feedback is generated when the at least one release member has been manually actuated by the user a sufficient distance to allow the user to easily remove the battery pack from the device. |
US09660227B2 |
Sealing plate for prismatic secondary battery and prismatic secondary battery using the sealing plate
A prismatic secondary battery includes a prismatic hollow outer body having a mouth and a bottom; a flat electrode assembly, a positive electrode collector, a negative electrode collector, and an electrolyte, all of which are stored in the prismatic outer body; a sealing plate sealing up the mouth of the prismatic outer body; and a positive electrode terminal attached to the sealing plate in an electrically insulated manner. The sealing plate includes a gas release valve and an electrolyte pour hole and further includes, on the front face, a concaved flat face having an identification code. With the prismatic secondary battery of the invention, a jig for assembly or the like is unlikely to come into contact with the identification code during an assembly process of the prismatic secondary battery, hence the identification code is unlikely to be abraded, and the traceability is unlikely to be lost. |
US09660221B2 |
Display devices using feedback enhanced light emitting diode
Display devices using feedback-enhanced light emitting diodes are disclosed. The display devices include but are not limited to active and passive matrix displays and projection displays. A light emissive element disposed between feedback elements is used as light emitting element in the display devices. The light emissive element may include organic or non-organic material. The feedback elements coupled to an emissive element allow the emissive element to emit collimated light by stimulated emission. In one aspect, feedback elements that provide this function include, but are not limited to, holographic reflectors with refractive index variations that are continuous. |
US09660217B2 |
Light emitting element and method for maufacturing light emitting element
A light emitting element includes a base member, a sealing member disposed to face the base member, a concave-convex structure layer, a first electrode, an organic layer, a second electrode, and an adhesive layer. The concave-convex structure layer, the first electrode, the organic layer, and the second electrode are formed on the base member in that order. The adhesive layer is positioned between the base member and the sealing member. An outer periphery of the concave-convex structure layer is positioned between an inner periphery and an outer periphery of the adhesive layer. The light emitting element includes the concave-convex structure layer functioning as a diffracting grating, and thus light extraction efficiency thereof is excellent. Further, a light emitting part is sealed with sufficient sealing performance and deterioration of the light emitting part due to moisture and oxygen is prevented. Thus, the light emitting element has a long service life. |
US09660216B2 |
Light-transmitting adhesive film and display device comprising the same
A light-transmissive adhesive film includes an adhesive layer in which an elastic modulus in a second area is higher than that in a first area, and also includes release layers on upper and lower portions of the adhesive layer. |
US09660208B2 |
Transparent gas barrier film, method for producing transparent gas barrier film, organic EL element, solar battery, and thin film battery
A transparent gas barrier film that has excellent gas barrier properties and includes a transparent gas barrier layer having a very low internal stress, and a method for producing the same. The transparent gas barrier film according to the present invention includes: a resin substrate; and a transparent gas barrier layer formed over the resin substrate. The transparent gas barrier layer includes at least one kind selected from the group consisting of metals and metalloids. The transparent gas barrier layer includes a plurality of layers each having a density that changes continuously from high density to low density or from low density to high density and then cycles alternatively from low density to high density or high density to low density, respectively, once or two or more times. |
US09660205B2 |
Protective coatings for organic electronic devices made using atomic layer deposition and molecular layer deposition techniques
Coatings are applied on a flexible substrate using atomic layer deposition and molecular layer deposition methods. The coatings have thickness of up to 100 nanometers. The coatings include layers of an inorganic material such as alumina, which are separated by flexibilizing layers that are deposited with covalent chemical linkage to the inorganic material and which are one or more of silica deposited by an atomic layer deposition process; an organic polymer that is deposited by a molecular layer deposition process, or a hybrid organic-inorganic polymer that is deposited by an molecular layer deposition process. |
US09660203B2 |
Material for organic electroluminescence device and organic electroluminescence device using the same
Provided are an organic electroluminescence device, which shows high luminous efficiency, is free of any pixel defect, and has a long lifetime, and a material for an organic electroluminescence device for realizing the device. The material for an organic electroluminescence device is a compound having a π-conjugated heteroacene skeleton crosslinked with a carbon atom, nitrogen atom, oxygen atom, or sulfur atom. The organic electroluminescence device has one or more organic thin film layers including a light emitting layer between a cathode and an anode, and at least one layer of the organic thin film layers contains the material for an organic electroluminescence device. |
US09660198B2 |
Organic electroluminescence element and compound used therein
An organic electroluminescence element in which a compound represented by the general formula below is used in a light-emitting layer exhibits a high emission efficiency and is inexpensive to provide. At least one of R1 to R8 and R17 represent an electron-donating group and the others represent a hydrogen atom; at least one of R9 to R16 represent an electron-withdrawing group that does not have an unshared electron pair at the α-position thereof and the others represent a hydrogen atom; Z represents a single bond or >C═Y; Y represents O, S, C(CN)2 or C(COOH)2; provided that when Z is a single bond, then at least one of R9 to R16 is an electron-withdrawing group that does not have an unshared electron pair at the α-position thereof. |
US09660193B2 |
Material composition for organic photoelectric conversion layer, organic photoelectric conversion element, method for producing organic photoelectric conversion element, and solar cell
It is an object of the present invention to provide a material composition for a bulk-heterojunction-type organic photoelectric conversion layer having high photoelectric conversion efficiency and durability through formation of a stable phase-separated structure by drying in a short time with high productivity and to provide an organic photoelectric conversion element, a method of producing the organic photoelectric conversion element, and a solar cell. The material composition for an organic photoelectric conversion layer contains at least a p-type conjugated polymer semiconductor material being a copolymer having a main chain including an electron-donating group and an electron-withdrawing group, an n-type organic semiconductor material having electron acceptability, and a solvent. The solvent is represented by a general formula (1). |
US09660189B1 |
Barrier layer for correlated electron material
Subject matter disclosed herein may relate to correlated electron switch devices, and may relate more particularly to one or more barrier layers having various characteristics formed under and/or over and/or around correlated electron material. |
US09660179B1 |
Enhanced coercivity in MTJ devices by contact depth control
A magnetic memory device includes a magnetic memory stack including a bottom electrode and having a hard mask formed thereon. An encapsulation layer is formed over sides of the magnetic memory stack and has a thickness adjacent to the sides formed on the bottom electrode. A dielectric material is formed over the encapsulation layer and is removed from over the hard mask and gapped apart from the encapsulation layer on the sides of the magnetic memory stack to form trenches between the dielectric material and the encapsulation layer at the sides of the magnetic memory stack. A top electrode is formed over the hard mask and in the trenches such that the top electrode is spaced apart from the bottom electrode by at least the thickness. |
US09660178B2 |
Electronic device and method for fabricating the same
Provided is an electronic device. The electronic device according to an implementation of the disclosed technology includes a semiconductor memory, the semiconductor memory including: a substrate; an interlayer insulating layer formed over the substrate; a metal-containing insulating layer formed over the interlayer insulating layer and including a second metal; a contact hole formed through the interlayer insulating layer and the metal-containing insulating layer; a contact plug filling a portion of the contact hole; a contact pad formed over the contact plug so as to fill the remaining portion of the contact hole; and a variable resistance element formed over the contact pad, wherein the contact pad includes a metal-containing material including a first metal, and the second metal has a higher electron affinity than the first metal. |
US09660177B2 |
Method to minimize MTJ sidewall damage and bottom electrode redeposition using IBE trimming
An improved method for etching a magnetic tunneling junction (MTJ) structure is achieved. A stack of MTJ layers is provided on a bottom electrode. The MTJ stack is patterned to form a MTJ device wherein sidewall damage or sidewall redeposition is formed on sidewalls of the MTJ device. A dielectric layer is deposited on the MTJ device and the bottom electrode. The dielectric layer is etched away using ion beam etching at an angle relative to vertical of greater than 50 degrees wherein the dielectric layer on the sidewalls is etched away and wherein sidewall damage or sidewall redeposition is also removed and wherein some of the dielectric layer remains on horizontal surfaces of the bottom electrode. |
US09660174B2 |
Piezoelectric material and piezoelectric element using the same, and electronic apparatus using the piezoelectronic element
Provided is a lead-free piezoelectric material having a high Curie temperature, a satisfactory mechanical quality factor, and a satisfactory Young's modulus, and a piezoelectric element and a multilayered piezoelectric element each using the piezoelectric material. The piezoelectric material contains 0.04 mol % or more to 2.00 mol % or less of Cu with respect to 1 mol of a perovskite-type metal oxide represented by the following general formula: (KvBiwBa1-v-w)1-yNax(NbyTi1-y)O3 where relationships of 0 |
US09660172B2 |
Vibrator
There is provided a vibrator including: an elastic member of which both end portions are fixedly attached to a housing; a piezoelectric element installed on one surface of the elastic member; and a circuit board attached to the elastic member to be connected to the piezoelectric element, wherein an opening portion for a connection between the piezoelectric element and the circuit board is provided in the elastic member, and a step portion insertedly disposed in the opening portion is formed at the circuit board. |
US09660171B2 |
Electronic component and acoustic wave device
An electronic component has a mounting board, a bump located on a mounting surface of the mounting board, a SAW device located on the bump and connected to the bump. The SAW device has an element substrate, an excitation electrode located on the first primary surface of the element substrate, a pad located on the first primary surface and connected to the excitation electrode, and a cover located above the excitation electrode and formed with a pad exposure portion on the pad. Further, the SAW device makes the top surface of the cover face the mounting surface, makes the bump be located in the pad exposure portion, and makes the pad abut against the bump. |
US09660169B2 |
Sensors and method of operating sensor
Sensors and methods of operating sensors are described herein. One sensor includes a number of III-nitride strain sensitive devices and a number of passive electrical components that connects each of them to one of the III-nitride strain sensitive devices. |
US09660167B2 |
Wound and folded thermoelectric systems and method for producing same
A thermoelectric system includes a plurality of thermocouples that are each formed of two thermocouple limbs that include different thermoelectrically active materials. The thermocouple limbs are connected electrically in series and thermally in parallel. The thermodynamic system also includes a flexible and electrically insulating layer formed of a matrix having n rows of thermocouple limbs. The thermocouple limbs form columns having approximately equal widths. Each pair of adjacent thermocouple limbs has a contact region located on a straight fold line above one another in the column direction. The matrix is wound parallel to the rows on top of one another to form a flat strip. The matrix is then folded along the fold lines in the manner of a concertina with elevations and depressions equidistant to one another. |
US09660166B2 |
Thermoelectric conversion material, thermoelectric conversion element, article for thermoelectric power generation and power supply for sensor
A thermoelectric conversion element (1) having, on a substrate (12), a first electrode (13), a thermoelectric conversion layer (14), and a second electrode 15, wherein a nano conductive material and a low band gap material are contained in the thermoelectric conversion layer (14); an article for thermoelectric power generation and a power supply for a sensor using the thermoelectric conversion element (1); and a thermoelectric conversion material containing the nano conductive material and the low band gap material. |
US09660165B2 |
Thermoelectric conversion material and producing method thereof, and thermoelectric conversion element using the same
Thermoelectric conversion materials, expressed by the following formula: Bi1-xMxCu1-wOa-yQ1yTeb-zQ2z. Here, M is at least one element selected from the group consisting of Ba, Sr, Ca, Mg, Cs, K, Na, Cd, Hg, Sn, Pb, Mn, Ga, In, Tl, As and Sb; Q1 and Q2 are at least one element selected from the group consisting of S, Se, As and Sb; x, y, z, w, a, and b are 0≦x<1, 0 |
US09660164B2 |
Light emitting device with reduced epi stress
Elements are added to a light emitting device to reduce the stress within the light emitting device caused by thermal cycling. Alternatively, or additionally, materials are selected for forming contacts within a light emitting device based on their coefficient of thermal expansion and their relative cost, copper alloys being less expensive than gold, and providing a lower coefficient of thermal expansion than copper. Elements of the light emitting device may also be structured to distribute the stress during thermal cycling. |
US09660163B2 |
Semiconductor light-emitting device and method of manufacturing the same
A semiconductor light-emitting device, and a method of manufacturing the same. The semiconductor light-emitting device includes a first electrode layer, an insulating layer, a second electrode layer, a second semiconductor layer, an active layer, and a first semiconductor layer that are sequentially stacked on a substrate, a first contact that passes through the substrate to be electrically connected to the first electrode layer, and a second contact that passes through the substrate, the first electrode layer, and the insulating layer to communicate with the second electrode layer. The first electrode layer is electrically connected to the first semiconductor layer by filling a contact hole that passes through the second electrode layer, the second semiconductor layer, and the active layer, and the insulating layer surrounds an inner circumferential surface of the contact hole to insulate the first electrode layer from the second electrode layer. |
US09660162B2 |
Illumination device
Provided is an illumination device that includes a light emitting device having a first electrode and a second electrode and a mounting substrate including a first wiring pattern and a second wiring pattern. The first wiring pattern and the second wiring pattern face and are bonded to the first electrode and the second electrode, respectively, through a bonding material. The second electrode and the second wiring pattern are configured to be at least partially overlapped with each other in a plan view irrespective of an orientation of the light emitting device, under condition that the first electrode and the first wiring pattern are at least partially overlapped with each other in the plan view. |
US09660159B2 |
Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof
A semiconductor device having good TFT characteristics is realized. By using a high purity target as a target, using a single gas, argon (Ar), as a sputtering gas, setting the substrate temperature equal to or less than 300° C., and setting the sputtering gas pressure from 1.0 Pa to 3.0 Pa, the film stress of a film is made from −1×1010 dyn/cm2 to 1×1010 dyn/cm2. By thus using a conducting film in which the amount of sodium contained within the film is equal to or less than 0.3 ppm, preferably equal to or less than 0.1 ppm, and having a low electrical resistivity (equal to or less than 40 μΩ·cm), as a gate wiring material and a material for other wirings of a TFT, the operating performance and the reliability of a semiconductor device provided with the TFT can be increased. |
US09660158B2 |
Infrared emitter
The disclosure concerns an infrared emitter is provided comprising a metalized membrane emitting infrared light in operation. The membrane comprises a two dimensional array of infrared wavelength sized through-holes and to each side a thin metal layer comprising also an array of through-holes. The through-holes are arranged as a two-dimensional periodic array and each of said through-holes have a cross section having a maximum and a minimum dimension of less than any wavelength of the emitted infrared light. The peak wavelength of the emitted infrared light is proportional to the periodicity of the through-holes. At least one of the metal layers is connected to an electrical current source that provides an electrical current that heats at least one of the metal layers so that a narrow bandwidth and highly directive light beam of infrared light is emitted. The membrane is arranged on a membrane support and both are made of a material that resists to temperatures higher than 400°. |
US09660152B2 |
System and method for selected pump LEDs with multiple phosphors
An LED pump light with multiple phosphors is described. LEDs emitting radiation at violet and/or ultraviolet wavelengths are used to pump phosphor materials that emit other colors. The LEDs operating in different wavelength ranges are arranged to reduce light re-absorption and improve light output efficiency. |
US09660150B2 |
Semiconductor light-emitting device
A semiconductor light-emitting device includes a substrate, an LED chip, a control element, a conductive layer and an insulating layer. The substrate, made of a semiconductor material, has an obverse surface and a reverse surface spaced apart from each other in the thickness direction of the substrate. The control element controls light emission of the LED chip. The conductive layer is electrically connected to the LED chip and the control element. The insulating layer is arranged between at least apart of the conductive layer and the substrate. The substrate has a recess formed in the obverse surface, and the LED chip is housed in the recess. The control element is arranged between the LED chip and the reverse surface in the thickness direction of the substrate. |
US09660149B2 |
Phosphor and LED light emitting device using the same
An LED light emitting device is provided that has high color rendering properties and is excellent color uniformity and, at the same time, can realize even luminescence unattainable by conventional techniques. A phosphor having a composition represented by formula: (Sr2-X-Y-Z-ωBaXMgYMnZEuω)SiO4 wherein x, y, z, and ω are respectively coefficients satisfying 0.1 |
US09660145B2 |
Light emitting device, light emitting device package having the same and light system having the same
A light emitting device is provided that may include a substrate, a light emitting structure including a first conductive semiconductor layer, an active layer, and a second conductive semiconductor layer provided on the substrate, a first electrode on the first conductive semiconductor layer, and a schottky guide ring configured to surround the first electrode and directly connect with the first conductive semiconductor layer. |
US09660143B2 |
Substrate and light emitting diode
The present invention relates to a substrate having an upper surface that is not parallel to a reference plane, wherein the substrate may include the upper surface or an upper layer which is inclined or inflexed. In addition, the present invention relates to a light emitting diode comprising an active layer that is not parallel to a reference plane. The light emitting diode of the present invention may be characterized in that the active layer is inflexed. Furthermore, the light emitting diode of the present invention may be characterized in that the side wall of the light emitting diode is inflexed. Moreover, the light emitting diode of the present invention may be characterized in that the side wall of the light emitting diode is inflexed and inclined. Through the configuration, the size of a chip is identically maintained, and the area of the active layer for emitting light is increased. In addition, the area of the exposed active layer at the edge of the chip is increased, and light emitted from the side surface thereof is oriented toward the front side thereof, thereby enhancing a utilization rate of the emitted light. |
US09660142B2 |
Light emitting diode with nanostructured layer and methods of making and using
A light emitting diode has a plurality of layers including at least two semiconductor layers. A first layer of the plurality of layers has a nanostructured surface which includes a quasi-periodic, anisotropic array of elongated ridge elements having a wave-ordered structure pattern, each ridge element having a wavelike cross-section and oriented substantially in a first direction. |
US09660141B2 |
Pattern wafer for LEDs, epitaxial wafer for LEDs and method of manufacturing the epitaxial wafer for LEDs
A pattern wafer (10) for LEDs is provided with an uneven structure A (20) having an arrangement with n-fold symmetry substantially on at least a part of the main surface, where in at least a part of the uneven structure A (20), a rotation shift angle Θ meets 0°<Θ≦(180/n)° in which Θ is the rotation shift angle of an arrangement axis A of the uneven structure A (20) with respect to a crystal axis direction in the main surface, and a top of the convex-portion of the uneven structure A (20) is a corner portion with a radius of curvature exceeding “0”. A first semiconductor layer (30), light emitting semiconductor layer (40) and second semiconductor layer (50) are layered on the uneven structure A (20) to constitute an epitaxial wafer (100) for LEDs. It is possible to provide the pattern wafer for LEDs and epitaxial wafer for LEDs with cracks and internal quantum efficiency IQE improved. |
US09660140B2 |
Ultraviolet light emitting diode and method for producing same
An ultraviolet LED having increased light extraction efficiency includes: a single crystal sapphire substrate on which an array of protruding portions are formed; an AlN crystal buffer layer formed on the sapphire substrate; and an ultraviolet light emitting layer, in contact with the buffer layer, formed into a layered stack including an n-type conductive layer, a recombination layer, and a p-type conductive layer, in order from the buffer layer. The buffer layer includes a pillar array section and an integration section wherein pillars in the array are connected with one another. Each pillar extends from a protruding portion of the sapphire substrate, in a direction normal to one surface thereof. The pillars are separated from one another in the plane of the surface by a gap G. Light emitted from the ultraviolet light emitting layer is extracted to the outside through the pillar array section and the sapphire substrate. |
US09660136B2 |
Nitride nanowires and method of producing such
The present invention relates to the growing of nitride semiconductors, applicable for a multitude of semiconductor devices such as diodes, LEDs and transistors. According to the method of the invention nitride semiconductor nanowires are grown utilizing a CVD based selective area growth technique. A nitrogen source and a metal-organic source are present during the nanowire growth step and at least the nitrogen source flow rate is continuous during the nanowire growth step. The V/III-ratio utilized in the inventive method is significantly lower than the V/III-ratios commonly associated with the growth of nitride based semiconductor. |
US09660133B2 |
Group III nitride heterostructure for optoelectronic device
Heterostructures for use in optoelectronic devices are described. One or more parameters of the heterostructure can be configured to improve the reliability of the corresponding optoelectronic device. The materials used to create the active structure of the device can be considered in configuring various parameters the n-type and/or p-type sides of the heterostructure. |
US09660132B2 |
Method of manufacturing solar cell
A solar cell includes a solar cell substrate including a principal surface on which a p-type surface and an n-type surface are exposed, a p-side electrode formed on the p-type surface and including a first linear portion linearly extending in a first direction, and an n-side electrode formed on the n-type surface and including a second linear portion linearly extending in the first direction and arranged next to the first linear portion in a second direction orthogonal to the first direction. Corners of a tip end of at least one of the first and second linear portions are formed in a chamfered shape. |
US09660129B2 |
Solar cell
A solar cell is discussed, which includes a pair of connecting electrodes having a portion having a width smaller than a width of a plurality of bus bar electrodes, and the pair of connecting electrodes connects a plurality of second finger electrodes to both sides of an end of one of the plurality of bus bar electrodes, respectively, wherein the end of the one of the plurality of bus bar electrodes being positioned in a second direction, wherein an area not including the plurality of second finger electrodes is positioned between the pair of connecting electrodes, and wherein an auxiliary electrode not connected to the plurality of second finger electrodes and having a width smaller than the width of the plurality of bus bar electrodes is disposed in the area not including the plurality of second finger electrodes. |
US09660125B2 |
Method of making a modular off-axis solar concentrator
A method of making a solar concentrator may include forming a receiving wall having an elongated wall, a first side wall and a second side wall; attaching the first side wall and the second side wall to a reflecting wall to form a housing having an internal volume with an opening; forming a lip on the receiving wall and the reflecting wall; attaching a cover to the receiving wall and the reflecting wall at the lip to seal the opening into the internal volume, thereby creating a rigid structure; and mounting at least one receiver having at least one photovoltaic cell on the elongated wall to receive solar radiation entering the housing and reflected by the receiving wall, the receiver having an axis parallel with a surface normal of the photovoltaic cell, such that the axis is disposed at a non-zero angle relative to the vertical axis of the opening. |
US09660122B2 |
Compact LCPV solar electric generator
A compact low concentration photovoltaic (LCPV) apparatus totally enclosed in a protective clear dome against harsh environment without active cooling. A conical mirror reflector, a circular lens refractor and a planar circular crystalline silicon photovoltaic solar panel rotate simultaneously inside the dome to concentrate sun rays and instantly produce electricity. The mirror increases electrical current three times and the lens increases one time for total four times using low overall concentration of five to twenty times sun. The lens is offset from the plane parallel to the photovoltaic solar panel, while the panels forming the mirror are angled offset to a center axis perpendicular to the solar panel. The optical assembly and solar panel are mounted in a conical aluminum cage which is pivoted from a rotary turntable for the daily azimuth and altitude rotations. The dual axis movements consist of irregular intermittent increments of less than one second “on time” and less than two minutes “off time” while following the sun path. The electrical power produced is at least two times more than from fixed conventional crystalline silicon solar panel occupying the same planar surface area. LCPV dual tracking systems offer reduced electricity generation costs, reduced installation costs and increased flexibility in deployment. |
US09660118B2 |
Laminate for solar cell and solar cell module produced using same
Provided are a laminate for solar cells, which facilitates production of solar cell modules, which does not require a crosslinking step and which is excellent in transparency, moisture-proofness, sealability and handleability (rigidity), and a solar cell module produced by the use of the laminate. The laminate for solar cells has a resin layer (I)-1 or a resin layer (I)-2 as at least one outermost layer thereof, and has a resin layer (II) that contains an etylene-based polymer (C) satisfying a specific requirement and a nucleating agent (D). The resin layer (I)-1 is a resin layer containing an ethylene/α-olefin random copolymer (A) satisfying a specific requirement, and an ethylene/α-olefin block copolymer (B) satisfying a specific requirement. The resin layer (I)-2 is a resin layer containing a silane-modified etylene-based resin (X). |
US09660108B2 |
Bootstrap MOS for high voltage applications
A device includes a p-well region, and a first High-Voltage N-type Well (HVNW) region and a second HVNW region contacting opposite edges of the p-well region. A P-type Buried Layer (PBL) has opposite edges in contact with the first HVNW region and the second HVNW region. An n-type buried well region is underlying the PBL. The p-well region and the n-type buried well region are in contact with a top surface and a bottom surface, respectively, of the PBL. The device further includes a n-well region in a top portion of the p-well region, an n-type source region in the n-well region, a gate stack overlapping a portion of the p-well region and a portion of the second HVNW region, and a channel region under the gate stack. The channel region interconnects the n-well region and the second HVNW region. |
US09660100B2 |
Semiconductor device and method for manufacturing the same
A semiconductor device is formed in such a manner that a first insulator, a first oxide semiconductor, and a first conductor are formed; the first conductor is processed to form a second conductor; the first oxide semiconductor is processed to form a second oxide semiconductor; a second insulator is formed over the second conductor; a third insulator is formed over the second insulator; a fourth insulator is formed over the third insulator; the fourth insulator, the third insulator, the second insulator, and the second conductor are selectively processed to partly expose the second oxide semiconductor; a fifth insulator is formed over the second oxide semiconductor and the fourth insulator; and a third conductor is formed over the fifth insulator and then chemical mechanical polishing treatment is performed to expose a top surface of the fourth insulator. |
US09660099B2 |
Thin film transistor substrate and method of manufacturing the same
A thin film transistor substrate includes a gate electrode disposed on a base substrate, an active pattern overlapping the gate electrode, a source metal pattern including both a source electrode disposed on the active pattern and a drain electrode spaced apart from the source electrode, a buffer layer disposed on the source metal pattern and contacting the active pattern, a first passivation layer disposed on the buffer layer and a second passivation layer disposed on the first passivation layer. The density of hydrogen in the buffer layer is greater than the density of hydrogen in the first passivation layer and less than the density of hydrogen in the second passivation layer. |
US09660095B2 |
Semiconductor device
Stable electric characteristics and high reliability are provided to a miniaturized and integrated semiconductor device including an oxide semiconductor. In a transistor (a semiconductor device) including an oxide semiconductor film, the oxide semiconductor film is provided along a trench (groove) formed in an insulating layer. The trench includes a lower end corner portion having a curved shape with a curvature radius of longer than or equal to 20 nm and shorter than or equal to 60 nm, and the oxide semiconductor film is provided in contact with a bottom surface, the lower end corner portion, and an inner wall surface of the trench. The oxide semiconductor film includes a crystal having a c-axis substantially perpendicular to a surface at least over the lower end corner portion. |
US09660093B2 |
Transistor with multilayer film including oxide semiconductor layer and oxide layer
Stable electrical characteristics of a transistor including an oxide semiconductor layer are achieved. A highly reliable semiconductor device including the transistor is provided. The semiconductor device includes a multilayer film formed of an oxide layer and an oxide semiconductor layer, a gate insulating film in contact with the oxide layer, and a gate electrode overlapping with the multilayer film with the gate insulating film interposed therebetween. The oxide layer contains a common element to the oxide semiconductor layer and has a large energy gap than the oxide semiconductor layer. The composition between the oxide layer and the oxide semiconductor layer gradually changes. |
US09660092B2 |
Oxide semiconductor thin film transistor including oxygen release layer
Provided is a semiconductor device including an oxide semiconductor and having stable electrical characteristics. Specifically, a semiconductor device including an oxide semiconductor and including a gate insulating film with favorable characteristics is provided. Further, a method for manufacturing the semiconductor device is provided. The semiconductor device includes a gate electrode, a gate insulating film over the gate electrode, an oxide semiconductor film over the gate insulating film, and a source electrode and a drain electrode in contact with the oxide semiconductor film. The gate insulating film includes at least a silicon oxynitride film and an oxygen release type oxide film which is formed over the silicon oxynitride film. The oxide semiconductor film is formed on and in contact with the oxygen release type oxide film. |
US09660091B2 |
Thin film transistor and method of driving same
A thin film transistor (TFT) and a method of driving the same are disclosed. The TFT includes: an active layer; a bottom gate electrode disposed below the active layer to drive a first region of the active layer; and a top gate electrode disposed on the active layer to drive a second region of the active layer. The TFT controls the conductivity of the active layer by using the bottom gate electrode and the top gate electrode. |
US09660087B2 |
Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, or the display module
A semiconductor device including a transistor is provided. The transistor includes a gate electrode, a first insulating film over the gate electrode, a second insulating film over the first insulating film, an oxide semiconductor film over the second insulating film, a source electrode and a drain electrode electrically connected to the oxide semiconductor film, a third insulating film over the source electrode, and a fourth insulating film over the drain electrode. A fifth insulating film including oxygen is provided over the transistor. The third insulating film includes a first portion, the fourth insulating film includes a second portion, and the fifth insulating film includes a third portion. The amount of oxygen molecules released from each of the first portion and the second portion is smaller than the amount of oxygen molecules released from the third portion when the amounts are measured by thermal desorption spectroscopy. |
US09660083B2 |
LDMOS finFET device and method of manufacture using a trench confined epitaxial growth process
A FinFET transistor includes a fin of semiconductor material with a transistor gate electrode extending over a channel region. Raised source and drain regions of first epitaxial growth material extending from the fin on either side of the transistor gate electrode. Source and drain contact openings extend through a pre-metallization dielectric material to reach the raised source and drain regions. Source and drain contact regions of second epitaxial growth material extend from the first epitaxial growth material at the bottom of the source and drain contact openings. A metal material fills the source and drain contact openings to form source and drain contacts, respectively, with the source and drain contact regions. The drain contact region may be offset from the transistor gate electrode by an offset distance sufficient to provide a laterally diffused metal oxide semiconductor (LDMOS) configuration within the raised source region of first epitaxial growth material. |
US09660082B2 |
Integrated circuit transistor structure with high germanium concentration SiGe stressor
An integrated circuit transistor structure includes a semiconductor substrate, a first SiGe layer in at least one of a source area or a drain area on the semiconductor substrate, and a channel between the source area and the drain area. The first SiGe layer has a Ge concentration of 50 percent or more. |
US09660076B2 |
Semiconductor memory device and method for manufacturing the same
A semiconductor memory device according to an embodiment includes a substrate, a plurality of conductive members containing a metal and provided on the substrate, a stacked body provided in each region between the conductive members, a semiconductor pillar piercing the stacked body, a memory film and internal stress films. The plurality of conductive members extend in a first direction and are separated from each other in a second direction. The internal stress films also extend in the first direction and are separated from each other in the second direction. The first direction and the second direction are parallel to an upper surface of the substrate and intersect each other. The internal stress films contain material having internal stress having the reverse polarity of internal stress of the metal. |
US09660074B2 |
Methods and apparatus for LDMOS devices with cascaded RESURF implants and double buffers
LDMOS devices are disclosed. An LDMOS device includes at least one drift region disposed in a portion of a semiconductor substrate; at least one isolation structure at a surface of the semiconductor substrate; a D-well region positioned adjacent a portion of the at least one drift region, and an intersection of the drift region and the D-well region forming a junction between first and second conductivity types; a gate structure disposed over the semiconductor substrate; a source contact region disposed on the surface of the D-well region; a drain contact region disposed adjacent the isolation structure; and a double buffer region comprising a first buried layer lying beneath the D-well region and the drift region and doped to the second conductivity type and a second high voltage deep diffusion layer lying beneath the first buried layer and doped to the first conductivity type. Methods are disclosed. |
US09660070B2 |
Power superjunction MOSFET device with resurf regions
A semiconductor device which solves the following problem of a super junction structure: due to a relatively high concentration in the body cell region (active region), in peripheral areas (peripheral regions or junction end regions), it is difficult to achieve a breakdown voltage equivalent to or higher than in the cell region through a conventional junction edge terminal structure or resurf structure. The semiconductor device includes a power MOSFET having a super junction structure formed in the cell region by a trench fill technique. Also, super junction structures having orientations parallel to the sides of the cell region are provided in a drift region around the cell region. |
US09660067B2 |
III-N transistors with epitaxial layers providing steep subthreshold swing
III-N transistors with epitaxial semiconductor heterostructures having steep subthreshold slope are described. In embodiments, a III-N HFET employs a gate stack with balanced and opposing III-N polarization materials. Overall effective polarization of the opposing III-N polarization materials may be modulated by an external field, for example associated with an applied gate electrode voltage. In embodiments, polarization strength differences between the III-N materials within the gate stack are tuned by composition and/or film thickness to achieve a desired transistor threshold voltage (Vt). With polarization strengths within the gate stack balanced and opposing each other, both forward and reverse gate voltage sweeps may generate a steep sub-threshold swing in drain current as charge carriers are transferred to and from the III-N polarization layers and the III-N channel semiconductor. |
US09660066B2 |
High electron mobility transistor
A high electron mobility transistor is provided, which includes a substrate, a superlattice structure formed on the substrate, and a transistor epitaxial structure formed on the superlattice structure such that the superlattice structure is interposed between the substrate and the transistor epitaxial layer. As the high electron mobility transistor has the carbon-doped AlN/GaN superlattice structure between the substrate and the transistor epitaxial layer. Thus, the present invention can effectively reduce vertical leakage current, so as to improve the epitaxial quality and the breakdown voltage of the high electron mobility transistor. |
US09660059B2 |
Fin replacement in a field-effect transistor
In a method for fabricating a field-effect transistor (FET) structure, forming a fin on a semiconductor substrate. The method further includes forming a gate on a portion of the fin and the semiconductor substrate. The method further includes epitaxially growing a semiconductor material on the fin. The method further includes depositing oxide covering the fin and the epitaxially grown semiconductor material. The method further includes recessing the deposited oxide and the epitaxially grown semiconductor material to expose a top portion of the fin. The method further includes removing the fin. In another embodiment, the method further includes epitaxially growing another fin in a respective trench formed by removing the first set of fins. |
US09660056B2 |
3D UTB transistor using 2D-material channels
A semiconductor device and a method of manufacture are provided. A substrate has a dielectric layer formed thereon. A three-dimensional feature, such as a trench or a fin, is formed in the dielectric layer. A two-dimensional layer, such as a layer (or multilayer) of graphene, transition metal dichalcogenides (TMDs), or boron nitride (BN), is formed over sidewalls of the feature. The two-dimensional layer may also extend along horizontal surfaces, such as along a bottom of the trench or along horizontal surfaces of the dielectric layer extending away from the three-dimensional feature. A gate dielectric layer is formed over the two-dimensional layer and a gate electrode is formed over the gate dielectric layer. Source/drain contacts are electrically coupled to the two-dimensional layer on opposing sides of the gate electrode. |
US09660051B1 |
Method for producing semiconductor device
A method for producing a semiconductor device includes forming a first insulating film around a fin-shaped semiconductor layer and forming a pillar-shaped semiconductor layer and forming a second diffusion layer in an upper portion of the fin-shaped semiconductor layer and a lower portion of the pillar-shaped semiconductor layer. A metal-semiconductor compound is formed on the second diffusion layer. A first metal is deposited to form a gate electrode and a gate line. Second and third metal films are deposited to form a first contact in which the second metal film surrounds a sidewall of an upper portion of the pillar-shaped semiconductor layer, and a second contact connects an upper portion of the first contact and an upper portion of the pillar-shaped semiconductor layer. A third contact is formed on the gate line. |
US09660050B1 |
Replacement low-k spacer
A semiconductor structure formed based on forming a dummy gate stack on a substrate including a sacrificial spacer on the peripheral of the dummy gate stack. The dummy gate stack is partially recessed. The sacrificial spacer is etched down to the partially recessed dummy gate stack. Remaining portions of the sacrificial spacer are etched leaving gaps around and above a remaining portion of the dummy gate stack. A first low-k spacer portion and a second low-k spacer portion are formed to fill gaps around the dummy gate stack and extend vertically along a sidewall of a dummy gate cavity. The first low-k spacer portion and the second low-k spacer portion are etched. A poly pull process is performed on the dummy gate stack. A replacement metal gate (RMG) structure is formed with the first low-k spacer portion and the second low-k spacer portion. |
US09660047B2 |
Method for forming semiconductor components having self-aligned trench contacts
A method for producing a semiconductor component includes providing a semiconductor body having a first semiconductor material extending to a first surface and at least one trench, the at least one trench extending from the first surface into the semiconductor body, a first insulation layer being arranged in the at least one trench. The method further includes forming a second insulation layer on the first surface having a recess that overlaps in a projection onto the first surface with the at least one trench, forming a mask region in the recess, etching the second insulation layer selectively to the mask region, depositing a third insulation layer over the first surface, and etching the third insulation layer so that a semiconductor mesa of the semiconductor body arranged next to the at least one trench is exposed at the first surface. |
US09660046B2 |
Method of manufacturing semiconductor device
A method of manufacturing a semiconductor device includes: forming a first trench in a first area of a drift layer that has a surface including the first area and a second area; growing a crystal of a p-type base layer on a surface of the drift layer after forming the first trench; and growing a crystal of an n-type source layer on a surface of the base layer. Material of the drift layer, the base layer, and the source layer are a wide-gap semiconductor. |
US09660044B2 |
Power field effect transistor, a power field effect transistor device and a method of manufacturing a power field effect transistor
A power field effect transistor, a power field effect transistor device and a method of manufacturing a power field effect transistor are provided. During the manufacturing of the power field effect transistor, a body drive stage to manufacture the body region of the power field effect transistor is shortened to obtain a relatively low on resistance for the power field effect transistor. Before the implanting stage of the dopants of the body region, a pre body drive stage is introduced. During the pre body drive stage and the body drive stage sidewalls of a polysilicon layer of the power field effect transistor are oxidized to obtain a power field effect transistor which has at the sidewalls an oxidized polysilicon layer that is thick enough to prevent a premature current injection from the gate to the source regions of the power field effect transistor. |
US09660043B2 |
Ohmic contact to semiconductor layer
A perforating ohmic contact to a semiconductor layer in a semiconductor structure is provided. The perforating ohmic contact can include a set of perforating elements, which can include a set of metal protrusions laterally penetrating the semiconductor layer(s). The perforating elements can be separated from one another by a characteristic length scale selected based on a sheet resistance of the semiconductor layer and a contact resistance per unit length of a metal of the perforating ohmic contact contacting the semiconductor layer. The structure can be annealed using a set of conditions configured to ensure formation of the set of metal protrusions. |
US09660042B1 |
Semiconductor device and manufacturing method thereof
A semiconductor device and manufacturing method thereof are provided in the present invention. A second opening is formed corresponding to a gate structure after a step of forming a first opening corresponding to an epitaxial layer. After the step of forming the second opening, a pre-amorphization implantation process is performed to form an amorphous region in the epitaxial layer, and the influence of the process of forming the second opening on the amorphous region may be avoided. The semiconductor device formed by the manufacturing method of the present invention includes a contact structure and an alloy layer. The contact structure is disposed in the second opening for being electrically connected to a metal gate. The alloy layer is disposed on the metal gate and disposed between the metal gate and the contact structure. The alloy layer includes an alloy of the material of the metal gate. |
US09660040B2 |
Transistor contacts self-aligned two dimensions
Embodiments of the present invention provide an improved semiconductor structure and methods of fabrication that provide transistor contacts that are self-aligned in two dimensions. Two different capping layers are used, each being comprised of a different material. The two capping layers are selectively etchable to each other. One capping layer is used for gate coverage while the other capping layer is used for source/drain coverage. Selective etch processes open the desired gates and source/drains, while block masks are used to cover elements that are not part of the connection scheme. A metallization line (layer) is deposited, making contact with the open elements to provide electrical connectivity between them. |
US09660037B1 |
Semiconductor wafer and method
In an embodiment, a method includes forming an adhesion promotion layer on at least portions of a conductive surface arranged on a Group III nitride-based semiconductor layer, applying a resist layer to the adhesion promotion layer such that regions of the conductive surface are uncovered by the adhesion promotion layer and the resist layer, applying by electroplating a conductive layer to the regions of the conductive surface uncovered by the adhesion promotion layer and the resist layer, and removing the resist layer and removing the adhesion promotion layer. |
US09660033B1 |
Multi-gate device and method of fabrication thereof
A method of semiconductor device fabrication includes providing a fin extending from a substrate and having a source/drain region and a channel region. The fin includes a first layer, a second layer over the first layer, and a third layer over the second layer. A gap is formed by removing at least a portion of the second layer from the channel region. A first material is formed in the channel region to form first and second interfacial layer portions, each at least partially wrapping around the first and third layers respectively. A second material is deposited in the channel region to form first and second high-k dielectric layer portions, each at least partially wrapping around the first and second interfacial layer portions. A metal layer including a scavenging material is formed along opposing sidewalls of the first and second high-k dielectric layer portions in the channel region. |
US09660030B2 |
Replacement gate electrode with a self-aligned dielectric spacer
A dielectric disposable gate structure can be formed across a semiconductor material portion, and active semiconductor regions are formed within the semiconductor material portion. Raised active semiconductor regions are grown over the active semiconductor regions while the dielectric disposable gate structure limits the extent of the raised active semiconductor regions. A planarization dielectric layer is formed over the raised active semiconductor regions. In one embodiment, the dielectric disposable gate structure is removed, and a dielectric gate spacer can be formed by conversion of surface portions of the raised active semiconductor regions around a gate cavity. Alternately, an etch mask layer overlying peripheral portions of the disposable gate structure can be formed, and a gate cavity and a dielectric spacer can be formed by anisotropically etching an unmasked portion of the dielectric disposable gate structure. A replacement gate structure can be formed in the gate cavity. |
US09660028B1 |
Stacked transistors with different channel widths
A semiconductor device includes a first gate stack arranged about a first nanowire and a second nanowire, the first nanowire is arranged above a second nanowire, the first nanowire is connected to a first source/drain region and a second source/drain region. A second gate stack is arranged about a third nanowire and a fourth nanowire, the third nanowire is arranged above a fourth nanowire, the third nanowire is connected to a third source/drain region and a fourth source/drain region. An insulator layer having a first thickness is arranged adjacent to the first gate stack. |
US09660027B2 |
Expitaxially regrown heterostructure nanowire lateral tunnel field effect transistor
After forming a buried nanowire segment surrounded by a gate structure located on a substrate, an epitaxial source region is grown on a first end of the buried nanowire segment while covering a second end of the buried nanowire segment and the gate structure followed by growing an epitaxial drain region on the second end of the buried nanowire segment while covering the epitaxial source region and the gate structure. The epitaxial source region includes a first semiconductor material and dopants of a first conductivity type, while the epitaxial drain region includes a first semiconductor material different from the first semiconductor material and dopants of a second conductivity type opposite the first conductivity type. |
US09660024B2 |
Semiconductor device with two transistors and a capacitor
A semiconductor device includes a first memory cell including a first transistor and a first capacitor, the first transistor comprising a first gate electrode, a first source, and a first drain; a second memory cell including a second transistor and the first capacitor, the second transistor comprising a second gate electrode, a second source, and a second drain; a first word line coupled to the first gate electrode; and a second word line coupled to the second gate electrode. The first capacitor is electrically connected between the first and second transistors. |
US09660018B2 |
Semiconductor device fabricating method and semiconductor device
A method of fabricating a semiconductor device, including forming a lower electrode on a substrate; forming a first insulating film covering a periphery of the lower electrode and an upper surface end portion of the lower electrode; forming a second insulating film along an upper surface central portion outside the upper surface end portion of the lower electrode and a side surface and an upper surface of the first insulating film; and forming an upper electrode on the second insulating film. |
US09660016B2 |
Method of manufacturing a capacitor
A method of forming a device comprises forming a through via extending from a surface of a substrate into the substrate. The method also comprises forming a first insulating layer over the surface of the substrate. The method further comprises forming a first metallization layer in the first insulating layer, the first metallization layer electrically connecting the through via. The method additionally comprises forming a capacitor over the first metallization layer. The capacitor comprises a first capacitor dielectric layer over the first metallization layer and a second capacitor dielectric layer over the first capacitor dielectric layer. The method also comprises forming a second metallization layer over and electrically connecting the capacitor. |
US09660014B2 |
Semiconductor device
A semiconductor device includes: a semiconductor substrate; and a thin film resistor formed over an upper surface of the semiconductor substrate, the thin film resistor including first thin film resistor units and second thin film resistor units alternately connected in series, each of the first thin film resistor units having an elongated main portion and end portions that are connected to the elongated main portion, the end portions each forming a U-shape together with the elongated main portion in a plan view, and respectively overlapping with two of the second thin film resistor units that are adjacent to and connected to the first thin film resistor unit in series. |
US09660012B2 |
Organic light emitting diode display
An organic light emitting diode display includes a substrate, a scan line on the substrate for transferring a scan signal, a data line crossing the scan line and for transferring a data signal, a driving voltage line crossing the scan line and for transferring a driving voltage, a switching thin film transistor coupled to the scan line and the data line, a driving thin film transistor coupled to a switching drain electrode of the switching thin film transistor, and an organic light emitting diode (OLED) coupled to a driving drain electrode of the driving thin film transistor, wherein a driving semiconductor layer of the driving thin film transistor is bent and in a plane substantially parallel to the substrate. |
US09660011B2 |
Organic light emitting diode display device and manufacturing method thereof
Provided is an organic light emitting diode display device, including a pixel substrate including a pixel unit displaying an image and a peripheral unit surrounding the pixel unit; a first insulating layer covering the pixel substrate; a fanout line on the first insulating layer of the peripheral unit; a second insulating layer covering the first insulating layer and the fanout line; an etching prevention member on the second insulating layer of the peripheral unit and preventing overetching of the second insulating layer; a third insulating layer covering the second insulating layer; a peripheral potential voltage line on the third insulating layer of the peripheral unit and transferring a potential voltage; a passivation layer covering the third insulating layer; and an organic light emitting diode on the passivation layer of the pixel unit, in which the etching prevention member overlaps with the fanout line and the peripheral potential voltage line. |
US09660010B2 |
Organic light emitting display device
An organic light emitting display device includes a substrate, a first insulating layer, a extension of a drain electrode, a second insulating layer, a first electrode, an emission layer, and a second electrode. The substrate has a display region and a transparent region. The first insulating layer is disposed on the substrate. The extension of drain electrode is disposed on the first insulating layer. The second insulating layer is disposed on the extension of a drain electrode such that an edge portion of the extension of a drain electrode is free from overlap with the second insulating layer. The first electrode is disposed on the second insulating layer and in contact with the edge portion of the extension of a drain electrode. The emission layer is disposed on the first electrode. The second electrode is disposed on the emission layer. |
US09660008B2 |
High-yield fabrication of large-format substrates with distributed, independent control elements
A large-format substrate with distributed control elements is formed by providing a substrate and a wafer, the wafer having a plurality of separate, independent chiplets formed thereon; imaging the wafer and analyzing the wafer image to determine which of the chiplets are defective; removing the defective chiplet(s) from the wafer leaving remaining chiplets in place on the wafer; printing the remaining chiplet(s) onto the substrate forming empty chiplet location(s); and printing additional chiplet(s) from the same or a different wafer into the empty chiplet location(s). |
US09660007B2 |
Display device and method of manufacturing display device
A display device according to the invention includes: a first substrate that includes a flexible substrate, is segmented into a display area and a non-display area outside the display area, and includes a thin film transistor and an electroluminescent light-emitting element formed on the display area of the flexible substrate; and an IC chip that is bonded on the non-display area of the first substrate via an anisotropic conductive film, wherein the first substrate includes, between the flexible substrate and the anisotropic conductive film, at least one or more support layers whose plan view shape is larger than that of the IC chip and whose hardness is higher than that of the flexible substrate, and the IC chip is located inside the at least one or more support layers in a plan view. |
US09660004B2 |
Flexible displays with strengthened pad area
An electronic device may have a flexible display with portions that can be bent. The display may include an array of display pixels in an active area. Contact pads may be formed in an inactive area of the display. Display circuitry in the active area may exhibit a given stack height, whereas display circuitry in the inactive area may exhibit a stack height that is less than the given stack height. In particular, the contact pads may be formed directly on a multi-buffer layer that sits directly on a flexible display substrate. Passivation material may be selectively formed only at the edges of the contact pad on the multi-buffer layer. The multi-buffer layer may be formed at a distance from the edge of the flexible display substrate to minimize cracking in the multi-buffer layer. |
US09660003B2 |
Display device
An organic electroluminescent device with a touch sensor including: a first substrate; a second substrate arranged opposite to the first substrate; an organic EL element layer arranged above the first substrate; a first sealing film arranged toward the second substrate of the organic EL element layer, covering the organic EL element layer, and including a first inorganic layer; plural first detection electrodes extending in one direction, and arranged in parallel toward the second substrate of the first sealing film; a second sealing film arranged toward the second substrate of the first detection electrodes, and including a second inorganic layer; plural second detection electrodes extending in another direction different from the one direction, and arranged in parallel toward the second substrate of the second sealing film; and a touch sensor control unit controlling a potential to detect a touch with a display surface. |
US09660002B2 |
Display device
A display device includes a pixel area. The plurality of pixels, each includes pixel electrodes; banks; an EL layer; a counter electrode; and a sealing substrate. The plurality of pixels each include a plurality of sub pixels demarcated by the banks; the sealing substrate includes red, blue and green color filters; the plurality of sub pixels each include an effective light emission area and a light-blocked area; the effective light emission area of the blue color filter has an area size larger than that of each of the effective light emission area of the red and green color filter; and an effective light emission area of one sub pixel adjacent to the sub pixel including the blue color filter is located at a position closest, in the one sub pixel, to the light-blocked area of the sub pixel including the blue color filter. |
US09659997B2 |
Replacement materials processes for forming cross point memory
Methods of forming memory cells comprising phase change and/or chalcogenide materials are disclosed. In one aspect, the method includes providing a lower line stack extending in a first direction, the lower line stack comprising a sacrificial line over a lower conductive line. The method further includes forming a chalcogenide line extending in the first direction by selectively removing the sacrificial material of the sacrificial line and replacing the sacrificial line with a chalcogenide material. |
US09659995B2 |
Flexible display device
A flexible display device includes a display panel having pliability and a dielectric elastomer unit on the display panel. The dielectric elastomer unit is reversibly deformable by an applied voltage to provide stiffness to the display panel. |
US09659989B1 |
Image sensor with semiconductor trench isolation
An image sensor pixel includes a photodiode disposed in a semiconductor material, and doped regions surrounding the photodiode, at least in part. The doped regions include a doped portion of the semiconductor material. Deep trench isolation structures are disposed in the doped regions, and surround the photodiode at least in part. The deep trench isolation structures include a SiGe layer disposed on side walls of the deep trench isolation structures, a high-k dielectric disposed on the SiGe layer, and a filler material. |
US09659987B2 |
Approach for reducing pixel pitch using vertical transfer gates and implant isolation regions
An active pixel sensor (APS) with a vertical transfer gate and a pixel transistor (e.g., a transfer transistor, a source follower transistor, a reset transistor, or a row select transistor) electrically isolated by an implant isolation region is provided. A semiconductor substrate has a photodetector buried therein. The vertical transfer gate extends into the semiconductor substrate with a channel region in electrical communication with the photodetector. The pixel transistor is arranged over the photodetector and configured to facilitate the pixel operation (e.g., reset, signal readout, etc.). The implant isolation region is arranged in the semiconductor substrate and surrounds and electrically isolates the pixel transistor. A method for manufacturing the APS is also provided. |
US09659986B2 |
Two-dimensional solid-state image capture device with polarization member and color filter for sub-pixel regions and polarization-light data processing method therefor
A two-dimensional solid-state image capture device includes pixel areas arranged in a two-dimensional matrix, each pixel area being constituted by multiple sub-pixel regions, each sub-pixel region having a photoelectric conversion element. A polarization member is disposed at a light incident side of at least one of the sub-pixel regions constituting each pixel area. The polarization member has strip-shaped conductive light-shielding material layers and slit areas, provided between the strip-shaped conductive light-shielding material layers. Each sub-pixel region further has a wiring layer for controlling an operation of the photoelectric conversion element, and the polarization member and the wiring layer are made of the same material and are disposed on the same virtual plane. |
US09659985B2 |
Integrated circuit and image sensing device having metal shielding layer and related fabricating method
An integrated circuit includes a first semiconductor device, a second semiconductor device, and a metal shielding layer. The first semiconductor device includes a first substrate and a first multi-layer structure, and the first substrate supports the first multi-layer structure. The second semiconductor device includes a second substrate and a second multi-layer structure, and the second substrate supports the second multi-layer structure. The metal shielding layer is disposed between the first multi-layer structure and the second multi-layer structure, wherein the metal shielding layer is electrically connected to the second semiconductor device. |
US09659980B2 |
Semiconductor photomultiplier
The present disclosure relates to a semiconductor photomultiplier comprising a substrate; an array of photosensitive cells formed on the substrate that are operably coupled between an anode and a cathode. A set of primary bus lines are provided each being associated with a corresponding set of photosensitive cells. A secondary bus line is coupled to the set of primary bus lines. An electrical conductor is provided having a plurality of connection sites coupled to respective connection locations on the secondary bus line for providing conduction paths which have lower impedance than the secondary bus line. |
US09659978B2 |
Array substrate, method for manufacturing the same, and display device
An array substrate includes a GOA circuit area and a display area, the GOA circuit area includes a TFT area and a lead-wire area, the display area includes a data line and a gate line. The GOA circuit area is provided with at least one first via and at least one second via, a data-line metal layer is disposed at the bottom of the at least one first via, and a gate-line metal layer is disposed at the bottom of the at least one second via. The GOA circuit area further includes a first electrode and a second electrode, the data-line metal layer is electrically connected to one electrode through the at least one first via, the gate-line metal layer is electrically connected to the other electrode through the at least one second via, such that a capacitor is formed between the first electrode and the second electrode. |
US09659972B2 |
Thin film transistor array panel comprising etch stopper for shaping a channel
A thin film transistor array panel includes: a substrate; gate lines on the substrate, each of the gate lines including a gate electrode; a semiconductor layer on the substrate; an etching stopper on the semiconductor layer; a data wiring layer on the substrate and including a data line, a source electrode connected to the data line, and a drain electrode; and a passivation layer covering the source electrode, the drain electrode, and the etching stopper, where the etching stopper includes an etching prevention portion between the source electrode and the drain electrode, a shortest distance A between an upper side and a lower side of an overlap area where the etching prevention portion and the semiconductor layer overlap one another is represented by a straight line in a plane view, and a width of a channel portion of the semiconductor layer is greater than the shortest distance A. |
US09659970B2 |
Semiconductor device having auxiliary patterns
A semiconductor device includes a substrate, a first conductive layer on the substrate and including a main pattern, and substantially symmetrical auxiliary patterns extending from two sides of the main pattern, an insulating layer on the substrate and the first conductive layer, and a second conductive layer on the insulating layer and overlapping at least a portion of the main pattern and the auxiliary patterns. |
US09659964B2 |
Method and structure for preventing epi merging in embedded dynamic random access memory
After forming a plurality of first semiconductor fins having a first spacing in a logic device region and a plurality of second semiconductor fins having a second spacing in a memory device region, sacrificial spacers are formed on sidewalls of the plurality of the first semiconductor fins and the plurality of the second semiconductor fins to completely fill spaces between the plurality of first semiconductor fins, but only partially fill spaces between second semiconductor fins. Next, dielectric barrier layer portions are formed in gaps between the sacrificial spacers. After removal of the sacrificial spacers, an entirety of the plurality of first semiconductor fins is laterally enclosed by a corresponding pair of neighboring dielectric barrier layers, while each of the plurality of second semiconductor fins is laterally enclosed by a corresponding pair of neighboring dielectric barrier layer portions. |
US09659963B2 |
Contact formation to 3D monolithic stacked FinFETs
A first gate structure straddles one end of a staircase fin stack that contains a first semiconductor material fin, an insulator fin, and a second semiconductor material fin, a second gate structure straddles a portion of the staircase fin stack, a third gate structure straddles another end of the staircase fin stack, and a fourth gate structure straddles a portion of only the first semiconductor fin. A first contact structure is between the first and second gate structures, a second contact structure is between the second and third gate structures, and a third contact structure is between the third and fourth gate structures. The first contact structure has a contact metal that contacts the first and second semiconductor material fins. The second contact structure has a contact metal that contacts only the second semiconductor material fin, and the third contact structure has a contact metal that contacts only the first semiconductor fin. |
US09659957B2 |
Semiconductor memory device and method for manufacturing same
According to one embodiment, a semiconductor memory device includes a first stacked body including a plurality of first electrode layers and a plurality of first insulating layers, the first electrode layers separately stacked each other, the first insulating layers provided between the first electrode layers; a second stacked body including a plurality of second electrode layers and a plurality of second insulating layers, the second electrode layers separately stacked each other, the second insulating layers provided between the second electrode layers, the second stacked body separated from the first stacked body in a first direction crossing a stacking direction of the first stacked body; and a first insulating portion provided between the first stacked body and the second stacked body, the first insulating portion provided integrally to the first insulating layers and the second insulating layers. |
US09659955B1 |
Crystalinity-dependent aluminum oxide etching for self-aligned blocking dielectric in a memory structure
A method of forming a device includes forming an alternating stack of insulating layers and sacrificial material layers over a substrate, forming a memory opening extending through the alternating stack, and forming an aluminum oxide layer on sidewall surfaces of the sacrificial material layers and on sidewall surfaces of the insulating layers around the memory opening. First aluminum oxide portions of the aluminum oxide layer are located on sidewall surfaces of the sacrificial material layers, and second aluminum oxide portions of the aluminum oxide layer are located on sidewalls of the insulating layers. The method also includes removing the second aluminum oxide portions at a greater etch rate than the first aluminum oxide portions employing a selective etch process, such that all or a predominant portion of each first aluminum oxide portion remains after removal of the second aluminum oxide portions. |
US09659952B2 |
NAND memory array with mismatched cell and bitline pitch
Embodiments of the present disclosure describe methods, apparatus, and system configurations for NAND memory arrays with mismatched cell and bitline pitch. Other embodiments may be described and claimed. |
US09659951B1 |
Single poly nonvolatile memory cells, arrays thereof, and methods of operating the same
A single poly nonvolatile memory (NVM) cell includes first and second active regions disposed to face each other and third and fourth active regions spaced apart from the first and second active regions. A drain region, a junction region and a source region are disposed in the fourth active region. A floating gate is disposed on the first and second active regions and is disposed to extend onto the third and fourth active regions. A read/selection gate is disposed to cross the fourth active region between the drain region and the junction region. The first active region is coupled to a first array control gate line, and the second active region is coupled to a second array control gate line. The source region, the junction region and the floating gate constitute a floating gate transistor. The drain region, the junction region and the read/selection gate constitute a read/selection transistor. |
US09659950B2 |
Semiconductor devices including stair step structures, and related methods
Semiconductor devices, such as three-dimensional memory devices, include a memory array including a stack of conductive tiers and a stair step structure. The stair step structure is positioned between first and second portions of the memory array and includes contact regions for respective conductive tiers of the stack of conductive tiers. The first portion of the memory array includes a first plurality of select gates extending in a particular direction over the stack. The second portion of the memory array includes a second plurality of select gates also extending in the particular direction over the stack of conductive tiers. Methods of forming and methods of operating such semiconductor devices, including vertical memory devices, are also disclosed. |
US09659949B2 |
Integrated structures
Some embodiments include a method of forming vertically-stacked memory cells. An opening is formed through a stack of alternating insulative and conductive levels. Cavities are formed to extend into the conductive levels along sidewalls of the opening. At least one of the cavities is formed to be shallower than one or more others of the cavities. Charge-blocking dielectric and charge-storage structures are formed within the cavities. Some embodiments include an integrated structure having a stack of alternating insulative and conductive levels. Cavities extend into the conductive levels. At least one of the cavities is shallower than one or more others of the cavities by at least about 2 nanometers. Charge-blocking dielectric is within the cavities. Charge-storage structures are within the cavities. |
US09659947B1 |
Low cost high performance EEPROM device
Devices and methods for forming a device are presented. The method includes providing a substrate prepared with a cell area separated by other active areas by isolation regions. First and second lower sub-gates of first and second transistors are formed in the cell area. A common upper sub-gate of the first and second transistors is formed. The common upper sub-gate and first and second lower sub-gates are separated by an intergate dielectric layer and the common upper sub-gate surrounds the first and second lower sub-gates. |
US09659946B2 |
Self-aligned source for split-gate non-volatile memory cell
A memory device having a pair of conductive floating gates with inner sidewalls facing each other, and disposed over and insulated from a substrate of first conductivity type. A pair of spaced apart conductive control gates each disposed over and insulated from one of the floating gates, and each including inner sidewalls facing each other. A pair of first spacers of insulation material extending along control gate inner sidewalls and over the floating gates. The floating gate inner sidewalls are aligned with side surfaces of the first spacers. A pair of second spacers of insulation material each extend along one of the first spacers and along one of the floating gate inner sidewalls. A trench formed into the substrate having sidewalls aligned with side surfaces of the second spacers. Silicon carbon disposed in the trench. Material implanted into the silicon carbon forming a first region having a second conductivity type. |
US09659944B2 |
One time programmable memory with a twin gate structure
A one-time programmable memory (OTP) is provided that includes a combined word line programming line (WL-PL). The OTP includes a programmable transistor having a first threshold voltage and a first breakdown voltage, and a pass transistor having a second threshold voltage and a second breakdown voltage. The combined WL-PL is electrically connected to respective gate electrodes of both the programmable transistor and the pass transistor so that both receive the same control voltage. The second gate electrode has a work function that is greater than that of the first gate electrode, so that the second gate breakdown voltage is greater than the first gate breakdown voltage, which enables the use of the combined WL-PL. |
US09659942B1 |
Selective epitaxy growth for semiconductor devices with fin field-effect transistors (FinFET)
A method for forming a semiconductor device includes depositing spacer material on a first sidewall and a second sidewall of a fin formed on a substrate. The spacer material is removed from the first sidewall. A selective epitaxy process is performed on the first sidewall of the fin. |
US09659938B2 |
Single source/drain epitaxy for co-integrating nFET semiconductor fins and pFET semiconductor fins
A plurality of gate structures are formed straddling nFET semiconductor fins and pFET semiconductor fins which extend upwards from a surface of a semiconductor substrate. A boron-doped silicon germanium alloy material is epitaxially grown from exposed surfaces of both the nFET semiconductor fins and the pFET semiconductor fins not protected by the gate structures. An anneal is then performed. During the anneal, silicon and germanium from the boron-doped silicon germanium alloy material diffuse into the nFET semiconductor fins and act as an n-type dopant forming a junction in the nFET semiconductor fins. Since boron is a Group IIIA element it does not have any adverse effect. During the same anneal, boron from the boron-doped silicon germanium alloy material will diffuse into the pFET semiconductor fins to form a junction therein. |
US09659933B2 |
Body bias multiplexer for stress-free transmission of positive and negative supplies
An integrated circuit die includes a plurality of transistors formed in a semiconductor substrate, the body regions of the transistors on a doped well region of the semiconductor substrate. A body bias voltage generator generates a positive body bias voltage, and a negative body bias voltage in the ground body bias voltage. A multiplexer selectively outputs one of the positive, negative, or ground body bias voltage to the doped well region of the semiconductor substrate based on the temperature of the semiconductor substrate. |
US09659928B2 |
Semiconductor device having a high-K gate dielectric above an STI region
By forming a trench isolation structure after providing a high-k dielectric layer stack, direct contact of oxygen-containing insulating material of a top surface of the trench isolation structure with the high-k dielectric material in shared polylines may be avoided. This technique is self-aligned, thereby enabling further device scaling without requiring very tight lithography tolerances. After forming the trench isolation structure, the desired electrical connection across the trench isolation structure may be re-established by providing a further conductive material. |
US09659926B2 |
Semiconductor device
To provide a technique capable of reducing the chip size of a semiconductor chip and particularly, a technique capable of reducing the chip size of a semiconductor chip in the form of a rectangle that constitutes an LCD driver by devising a layout arrangement in a short-side direction. In a semiconductor chip that constitutes an LCD driver, input protection circuits are arranged in a lower layer of part of a plurality of input bump electrodes and on the other hand, in a lower layer of the other part of the input bump electrodes, the input protection circuits are not arranged but SRAMs (internal circuits) are arranged. |
US09659924B2 |
Signal receiving circuit and signal transceiving circuit
A signal transceiving circuit comprising an IC including a signal transmitting part. The signal transmitting part comprises: a first I/O pad; a second I/O pad; a first output stage circuit, coupled to the first I/O pad; a second output stage circuit, coupled to the second I/O pad; and a first surge protecting device, comprising a first terminal coupled to the first output stage circuit and the first I/O pad, and comprising a second terminal coupled to the second output stage circuit and the second I/O pad. |
US09659922B2 |
ESD protection device
An electrostatic discharge protection clamp includes a substrate and a first electrostatic discharge protection device over the substrate. The first electrostatic discharge protection device includes a buried layer over the substrate. The buried layer has a first region having a first doping concentration and a second region having a second doping concentration. The first doping concentration is greater than the second doping concentration. The first electrostatic discharge protection device includes a first transistor over the buried layer. The first transistor has an emitter coupled to a first cathode terminal of the electrostatic discharge protection clamp. The first electrostatic discharge protection device includes a second transistor over the buried layer. The second transistor has an emitter coupled to a first anode terminal of the electrostatic discharge protection clamp. A collector of the first transistor and a collector of the second transistor are over the first region of the buried layer. |
US09659920B2 |
Performance-driven and gradient-aware dummy insertion for gradient-sensitive array
The present disclosure relates to an arrangement and a method of performance-aware buffer zone placement for a high-density array of unit cells. A first feature density of the array is measured and maximum variation for a parameter within a unit cell is determined. A look-up table of silicon data is consulted to predict a buffer zone width and gradient value that achieves a variation that is less than the maximum variation for the unit cell. The look-up table contains a suite of silicon test cases of various array and buffer zone geometries, wherein variation of the parameter within a respective test structure is measured and cataloged for the various buffer zone geometries, and is also extrapolated from the suite of silicon test cases. A buffer zone is placed at the border of the array with a width that is less than or equal to the buffer zone width. |
US09659919B2 |
Nearly buffer zone free layout methodology
In some embodiments, an integrated circuit includes a central array region having a first layout feature density. A background region surrounds the central array region and has a second layout feature density, which is different from the first density. A peripheral array region surrounds the central array region and separates the central array region from the background region. The peripheral array region has a third layout feature density between the first and second layout feature densities. |
US09659917B1 |
Apparatuses and methods for forming die stacks
Apparatuses and methods for forming die stacks are disclosed herein. An example method includes dispensing a temporary adhesive onto a substrate, placing a base die onto the temporary adhesive, curing the temporary adhesive, forming a die stack that includes the base die, activating a release layer disposed on the substrate, wherein the release layer is between the substrate and the temporary adhesive, removing the die stack from the substrate, and removing the temporary adhesive from the die stack. |
US09659914B2 |
Light-emitting diode chip package
A light-emitting diode chip package is provided. The light-emitting diode chip package includes a substrate; a light-emitting diode chip set (LED chip set) disposed over the substrate, wherein the LED chip set is formed by a plurality of light-emitting diode chips (LED chips) in one piece; and at least two electrodes disposed over the substrate and electrically connected to the LED chip set. |
US09659909B2 |
Semiconductor packages including flexible wing interconnection substrate
A semiconductor package includes a first semiconductor package, a second semiconductor package disposed on the first semiconductor package, and a flexible wing interconnection substrate disposed between the first and second semiconductor packages. |
US09659906B2 |
Semiconductor device
A semiconductor device with improved heat radiation characteristics. It includes: a wiring board having a chip mounting surface and a plurality of electrode pads formed over the chip mounting surface; a semiconductor chip located over the chip mounting surface of the wiring board, having a plurality of bonding pads; a plurality of wires for coupling the electrode pads and the bonding pads; a heat slug located over the semiconductor chip; and a sealing member covering the chip mounting surface of the wiring board, the semiconductor chip, the wires, and the heat slug. A spacer lies between the chip mounting surface of the wiring board and the semiconductor chip and the sealing member lies between the semiconductor chip and the heat slug. |
US09659904B2 |
Distributed on-package millimeter-wave radio
Embodiments described herein generally relate to phased array antenna systems or packages and techniques of making and using the systems and packages. A phased array antenna package may include a distributed phased array antenna comprising (1) a plurality of antenna sub-arrays, which may each include a plurality of antennas, (2) a plurality of Radio Frequency Dies (RFDs), each of the RFDs located proximate and electrically coupled by a trace of a plurality of traces to a corresponding antenna sub-array of the plurality of antenna sub-arrays, and (3) wherein each trace of the plurality of traces configured to electrically couple an antenna of the plurality of antennas to the RFD located proximate the antenna, wherein each trace of the plurality of traces is configured to transmit millimeter wave (mm-wave) radio signals, and wherein the plurality of traces are each of a substantially uniform length. |
US09659903B2 |
Method of manufacturing connector structures of integrated circuits
A die includes a substrate, a metal pad over the substrate, and a passivation layer covering edge portions of the metal pad. A metal pillar is formed over the metal pad. A portion of the metal pillar overlaps a portion of the metal pad. A center of the metal pillar is misaligned with a center of the metal pad. |
US09659901B2 |
Semiconductor device including sense insulated-gate bipolar transistor
A semiconductor device of the present invention includes a semiconductor layer including a main IGBT cell and a sense IGBT cell connected in parallel to each other, a first resistance portion having a first resistance value formed using a gate wiring portion of the sense IGBT cell and a second resistance portion having a second resistance value higher than the first resistance value, a gate wiring electrically connected through mutually different channels to the first resistance portion and the second resistance portion, a first diode provided between the gate wiring and the first resistance portion, a second diode provided between the gate wiring and the second resistance portion in a manner oriented reversely to the first diode, an emitter electrode disposed on the semiconductor layer, electrically connected to an emitter of the main IGBT cell, and a sense emitter electrode disposed on the semiconductor layer, electrically connected to an emitter of the sense IGBT cell. |
US09659899B2 |
Die warpage control for thin die assembly
Die warpage is controlled for the assembly of thin dies. In one example, a semiconductor die has a back side and a front side opposite the back side. The back side has a semiconductor substrate and the front side has components formed over the semiconductor substrate in front side layers. A backside layer is formed over the backside of the semiconductor die to resist warpage of the die when the die is heated and a plurality of contacts are formed on the front side of the die to attach to a substrate. |
US09659897B1 |
Integrated circuit packaging system with interposer structure and method of manufacture thereof
A system and a method of manufacture thereof of integrated circuit packaging system, including: a pillar; a conductive buildup attached to the pillar; and a molded body encapsulating the conductive buildup, the pillar extending out of the molded body. |
US09659895B2 |
Semi-conductor package structure
Disclosed is a semiconductor package structure comprising a body, a plurality of first-layer, second-layer, third-layer and fourth-layer electrical contacts, wherein the first-layer, the second-layer, the third-layer and the fourth-layer electrical contacts are arranged sequentially from outside to inside on a bottom surface of the body in a matrix manner. Adjacent first-layer electrical contacts have two different spacings therein, and adjacent third-layer electrical contacts have the two different spacings therein. |
US09659890B2 |
Methods and apparatus of packaging semiconductor devices
Methods and apparatuses for wafer level packaging (WLP) semiconductor devices are disclosed. A redistribution layer (RDL) is formed on a first passivation layer in contact with a conductive pad over a surface of a die. The RDL layer is on top of a first region of the first passivation layer. A second passivation layer is formed on the RDL layer with an opening to expose the RDL layer, and over the first passivation layer. An under bump metallization (UBM) layer is formed over the second passivation layer in contact with the exposed RDL layer. A second region of the first passivation layer disjoint from the first region is determined by projecting an outer periphery of a solder ball or other connector onto the surface. |
US09659889B2 |
Solder-on-die using water-soluble resist system and method
This disclosure relates generally to generating a solder-on-die using a water-soluble resist, system, and method. Heat may be applied to solder as applied to a hole formed in a water-soluble resist coating, the water-soluble resist coating being on a surface of an initial assembly. The initial assembly may include an electronic component. The surface may be formed, at least in part, by an electrical terminal of the electronic component, the hole being aligned, at least in part, with the electrical terminal. The solder may be reflowed, wherein the solder couples, at least in part, with the electrical terminal. |
US09659888B2 |
Semiconductor device
Even when a thermal stress is applied to an electrode pad, the electrode pad is prevented from being moved. A substrate of a semiconductor chip has a rectangular planar shape. The semiconductor chip has a plurality of electrode pads. The center of a first electrode pad is positioned closer to the end of a first side in the direction along the first side of the substrate as compared to the center of a first opening. Thus, in a part of the first electrode pad covered with an insulating film, a width of the part closer to the end of the first side in the direction along the first side is larger than another width of the part opposite to the above-mentioned width. |
US09659886B2 |
Method of fabricating semiconductor device having voids between top metal layers of metal interconnects
The invention provides a semiconductor device including a substrate, a dielectric layer, a dummy bonding pad, a bonding pad, a redistribution layer, and a metal interconnect. The substrate includes a non-device region and a device region. The dielectric layer is on the non-device region and the device region. The dummy bonding pad is on the dielectric layer of the non-device region. The metal interconnect is in the dielectric layer of the non-device region and connected to the dummy bonding pad. The bonding pad is on the dielectric layer of the device region. The buffer layer is between the bonding pad and the dielectric layer. The buffer layer includes metal, metal nitride, or a combination thereof. The redistribution layer is on the dielectric layer and connects the dummy bonding pad and the bonding pad. |
US09659884B2 |
Carrier substrate
A carrier substrate includes an insulation encapsulation, first conductive patterns, second conductive patterns, at least one first dummy pattern, and at least one second dummy pattern. The carrier substrate has a first layout region and a second layout region. The first conductive patterns and the first dummy pattern are located in the first layout region. The second conductive patterns and the second dummy pattern are located in the second layout region. The first and second conductive patterns and the first and second dummy patterns are embedded in the insulation encapsulation. The insulation encapsulation exposes top surfaces of the first and second conductive patterns and the first and second dummy patterns. The first dummy pattern and the second dummy pattern are insulated from the first conductive patterns and the second conductive patterns. An edge profile of the first dummy pattern facing the second dummy pattern is non-linear. |
US09659875B2 |
Chip part and method of making the same
A chip part includes a substrate, an element formed on the substrate, and an electrode formed on the substrate. A recess and/or projection expressing information related to the element is formed at a peripheral edge portion of the substrate. |
US09659873B2 |
Semiconductor structure with aligning mark and method of forming the same
The present invention provides a semiconductor structure comprising a wafer and an aligning mark. The wafer has a dicing region which comprises a central region, a middle region surrounds the central region, and a peripheral region surrounds the middle region. The aligning mark is disposed in the dicing region, wherein the alignment mark is a mirror symmetrical pattern. The aligning mark comprises a plurality of second patterns in the middle region and a plurality of third patterns disposed in peripheral region, wherein each third pattern comprises a plurality of lines, and a width of the line is 10 times less than a width of the L-shapes. The present invention further provides a method of forming the same. |
US09659870B2 |
Wiring and method for manufacturing the same
Wiring comprises a multilayer graphene including graphene sheets, an interlayer substance disposed between layers of the multilayer graphene, and an organic compound layer connected to a side surface of the multilayer graphene. The organic compound layer contains a photoisomerizable organic group connected to the multilayer graphene. |
US09659869B2 |
Forming barrier walls, capping, or alloys /compounds within metal lines
Described herein are techniques structures related to forming barrier walls, capping, or alloys/compounds such as treating copper so that an alloy or compound is formed, to reduce electromigration (EM) and strengthen metal reliability which degrades as the length of the lines increases in integrated circuits. |
US09659866B1 |
Three-dimensional memory structures with low source line resistance
Dielectric pedestal structures embedded in a sacrificial material layer is formed between a substrate and an alternating stack of insulating layers and spacer material layers. After memory openings are formed through the alternating layer, a cavity is formed by removal of the sacrificial material layer selective to the dielectric pedestal structures. A memory film, a semiconductor channel layer, and a dielectric core are sequentially formed in the volume including the cavity and the memory openings. A backside trench is formed through the alternating stack in an area that straddles the dielectric pedestal structures. By recessing the dielectric pedestal structures selective to the semiconductor channel layer, planar regions and vertical regions of the semiconductor channel layer can be physically exposed, which are converted into source regions. Contact resistance can be lowered due the increased contact area provided by vertical source portions. |
US09659859B2 |
Metal pad offset for multi-layer metal layout
A semiconductor device includes a first layer including a number of first layer metal pads, a second layer formed on top of the first layer, the second layer including a number of second layer metal pads, and vias connecting the first layer metal pads to the second layer metal pads. A surface area overlap between the first layer metal pads and the second layer metal pads is below a defined threshold. |
US09659856B2 |
Two step metallization formation
An integrated circuit structure includes a first conductive line, a dielectric layer over the first conductive line, a diffusion barrier layer in the dielectric layer, and a second conductive line in the dielectric layer. The second conductive line includes a first portion of the diffusion barrier layer. A via is underlying the second conductive line and electrically couples the second conductive line to the first conductive line. The via includes a second portion of the diffusion barrier layer, with the second portion of the diffusion barrier layer having a bottom end higher than a bottom surface of the via. |
US09659854B2 |
Embedded packaging for devices and systems comprising lateral GaN power transistors
Embedded packaging for devices and systems comprising lateral GaN power transistors is disclosed. The packaging assembly is suitable for large area, high power GaN transistors and comprises an assembly of a GaN power transistor and package components comprising a three level interconnect structure. In preferred embodiments, the three level interconnect structure comprises an on-chip metal layer, a copper redistribution layer and package metal layers, in which there is a graduated or tapered contact area sizing through the three levels for dividing/applying current on-chip and combining/collecting current off-chip, with distributed contacts over the active area of the GaN power device. This embedded packaging assembly provides a low inductance, low resistance interconnect structure suitable for devices and systems comprising large area, high power GaN transistors for high voltage/high current applications. |
US09659853B2 |
Double side via last method for double embedded patterned substrate
An interposer substrate includes a first circuit pattern embedded at a first surface of a dielectric layer and a second circuit pattern embedded at a second surface of the dielectric layer; a middle patterned conductive layer in the dielectric layer between the first circuit pattern and the second circuit pattern; first conductive vias, where each first conductive via includes a first end adjacent to the first circuit pattern and a second end adjacent to the middle patterned conductive layer, wherein a width of the first end is greater than a width of the second end; second conductive vias, where each second conductive via including a third end adjacent to the second circuit pattern and a fourth end adjacent to the middle patterned conductive layer, wherein a width of the third end is greater than a width of the fourth end. |
US09659852B2 |
Semiconductor package
A semiconductor package may include a package substrate with a top surface and a bottom surface opposite to the top surface, the top surface of the package substrate configured to have a semiconductor chip mounted thereon, a power block and a ground block in the package substrate, the power block configured as a power pathway penetrating the package substrate, and the ground block configured as a ground pathway penetrating the package substrate, first vias extended from the power block and the ground block, and the first vias electrically connected to the semiconductor chip, second vias extended from the power block and the ground block toward the bottom surface of the package substrate, and block vias to penetrate the power block and the ground block, the block vias electrically connected to the semiconductor chip and electrically separated from the power block and the ground block. |
US09659851B2 |
Method and apparatus for improving the reliability of a connection to a via in a substrate
Some of the embodiments of the present disclosure provide a semiconductor package interposer comprising a substrate having a first surface and a second surface, a plurality of vias extending between the first surface and the second surface of the substrate, the plurality of vias electrically connecting electrical connectors or circuitry on the first surface of the substrate to electrical connectors or circuitry on the second surface of the substrate, and metal plugs at least partially filling the plurality of vias. At least one of (i) the first surface or (ii) the second surface of the substrate includes depressions at distal ends of the metal plugs. |
US09659850B2 |
Package substrate comprising capacitor, redistribution layer and discrete coaxial connection
A package substrate that includes a first portion and a redistribution portion. The first portion is configured to operate as a capacitor. The first portion includes a first dielectric layer, a first set of metal layers in the dielectric layer, a first via in the dielectric layer, a second set of metal layers in the dielectric layer, and a second via in the dielectric layer. The first via is coupled to the first set of metal layers. The first via and the first set of metal layers are configured to provide a first electrical path for a ground signal. The second via is coupled to the second set of metal layers. The second via and the second set of metal layers are configured to provide a second electrical path for a power signal. The redistribution portion includes a second dielectric layer, and a set of interconnects. |
US09659849B2 |
Method for manufacturing multilayer wiring board
A multilayer wiring board has a high degree of freedom of wiring design and can realize high-density wiring, and a method to simply manufacture the multilayer wiring board. A core substrate with two or more wiring layers provided thereon through an electrical insulating layer. The core substrate has a plurality of throughholes filled with an electroconductive material, and the front side and back side of the core substrate have been electrically conducted to each other by the electroconductive material. The throughholes have an opening diameter in the range of 10 to 100 μm. An insulation layer and an electroconductive material diffusion barrier layer are also provided, and the electroconductive material is filled into the throughholes through the insulation layer. A first wiring layer provided through an electrical insulating layer on the core substrate is connected to the electroconductive material filled into the throughhole through via. |
US09659847B2 |
Terminal structure for active power device
A semiconductor die comprising a terminal structure for an active power device. The terminal structure comprises a metallic layer arranged to be electrically coupled between the active power device and an external contact of an integrated circuit package, a conductive sub-structure extending in parallel with the metallic layer, and located such that, when mounted within an integrated circuit device, the conductive sub-structure lies between the metallic layer and a reference voltage plane, and interconnecting elements extending between the metallic layer and the conductive sub-structure and electrically coupling the metallic layer to the conductive sub-structure. The plurality of interconnecting elements comprise first and second interconnecting elements extending between first and second lateral end regions of the metallic layer and the conductive sub-structure respectively such that the first and second interconnecting elements are laterally spaced with respect to the direction of travel of the fundamental signal for the active power device. |
US09659846B2 |
Process for manufacturing a 3D electronic module comprising external interconnection leads
A process for manufacturing at least one 3D electronic module each comprises a stack of electronic packages and/or printed wiring boards, wherein a stack is placed on an electrically interconnecting system comprising metal leads each having two ends. The process comprises the following steps: starting with a lead frame that comprises metal leads, folding by about 180° the leads in order to obtain what is referred to as an internal frame portion including the folded ends, which are intended to be molded, the other portion, which is what is referred to as an external portion, including the unfolded exterior ends, the two ends of each lead being intended to emerge from the 3D module on a given face cut along Z; depositing on the leads a metal coating; placing the external portion of the frame between two, an upper and lower, protective elements while leaving the internal portion free, and placing the frame and the protective elements on a carrier; placing each stack equipped each with exterior interconnection tabs so as to superpose the exterior tabs on the internal portion; molding, in a resin, the stack, the exterior tabs and the internal portion and thereby partially covering the upper protective element; cutting the resin and thereby leaving flush conductive sections of the exterior tabs and of the ends of the leads and removing the resin from the upper protective element; metallizing the cut faces; removing the carrier; and removing the protective elements in order to expose the leads of the external portion. |
US09659842B2 |
Methods of fabricating QFN semiconductor package and metal plate
A method for fabricating a quad flat non-leaded (QFN) package includes: forming die pads and bump solder pads by pressing a metal plate, wherein each of the die pads and the bump solder pads has at least a cross-sectional area greater than another cross-sectional area located underneath along its vertical thickness dimension, thereby enabling the die pads and the solder pads to be securely embedded in an encapsulant. |
US09659830B2 |
Dimension detection device and cassette
A dimension detection device includes a first detection unit which is moved to a first predetermined position in a first direction, and configured to detect a current position of the first member, and when the current position of the first member is not a third predetermined position corresponding to the first predetermined position, send a first signal; a second detection unit which is moved to a second predetermined position in the first direction, and configured to detect a current position of the second member, and when the current position of the second member is not a fourth predetermined position corresponding to the second predetermined position, send a second signal; a movement unit which is configured to move the first detection unit and the second detection unit; and an alarm unit configured to send an alarm upon the receipt of the first signal and/or the second signal. |
US09659827B2 |
Methods of manufacturing semiconductor devices by forming source/drain regions before gate electrode separation
Spaced apart first and second fins are formed on a substrate. An isolation layer is formed on the substrate between the first and second fins. A gate electrode is formed on the isolation layer and crossing the first and second fins. Source/drain regions are formed on the first and second fins adjacent the gate electrode. After forming the source/drain regions, a portion of the gate electrode between the first and second fins is removed to expose the isolation layer. The source/drain regions may be formed by epitaxial growth. |
US09659826B2 |
Asymmetric source/drain depths
A method for fabricating a semiconductor device includes forming a relaxed semiconductor layer on a substrate, the substrate comprising an n-type region and a p-type region. The method further includes forming a tensile strained semiconductor layer on the relaxed semiconductor layer, etching a portion of the tensile strained semiconductor layer in the p-type region, forming a compressive strained semiconductor layer on the tensile strained semiconductor layer in the p-type region, forming a first gate in the n-type region and a second gate in the p-type region, and forming a first set of source/drain features adjacent to the first gate and a second set of source/drain features adjacent to the second gate. The second set of source/drain features are deeper than the first set of source/drain features. |
US09659823B2 |
Highly scaled tunnel FET with tight pitch and method to fabricate same
A structure includes a substrate and a tunnel field effect transistor (TFET). The TFET includes a source region disposed in the substrate having an overlying source contact, the source region containing first semiconductor material having a first doping type; a drain region disposed in the substrate having an overlying drain contact, the drain region containing second semiconductor material having a second, opposite doping type; and a gate structure that overlies a channel region between the source and the drain. The source region and the drain region are asymmetric with respect to one another such that one contains a larger volume of semiconductor material than the other one. A method is disclosed to fabricate a plurality of the TFETs using a plurality of spaced apart mandrels having spacers. A pair of the mandrels and the associated spacers is processed to form four adjacent TFETs without requiring intervening lithographic processes. |
US09659818B1 |
Forming self-aligned dual patterning mandrel and non-mandrel interconnects
A method for forming conductive lines on a substrate includes depositing a layer of mandrel material on a substrate and removing portions of the layer of mandrel material to form a first mandrel having a first length, a portion of the first mandrel has sloped sidewalls, a second mandrel having a second length, the second mandrel having an outwardly facing sloped sidewall, and a third mandrel having the second length, the third mandrel having an outwardly facing sloped sidewall, the first length is greater than the second length, the first mandrel is arranged between the second mandrel and the third mandrel. A spacer is formed along non-sloped sidewalls of the first mandrel, the second mandrel, and the third mandrel. The first mandrel, the second mandrel, and the third, mandrel, and exposed portions of the substrate are removed to form cavities. The cavities are filled with a conductive material. |
US09659817B1 |
Structure and process for W contacts
Structures and processes include a single metallization step for forming a metal nitride liner layer suitable for contact formation. The structure and processes generally includes forming a nitrogen-enriched surface in a deposited metal liner layer or forming a nitrogen-enriched surface in the dielectric material prior to deposition of the metal liner layer. In this manner, nitridization of the metal occurs upon deposition of nitrogen ions into the metal liner layer and/or as a function of additional conventional processing in fabricating the integrated circuit such that the deposited nitrogen ions diffuse into at least a portion of the metal liner layer. As a consequence, only a single metal layer deposition step is needed to form the metal liner layer. |
US09659815B2 |
System, method, and computer program product for a cavity package-on-package structure
A system, method, and computer program product are provided for producing a cavity bottom package of a package-on-package structure. The method includes the steps of receiving a bottom package comprising a substrate material having a top layer including a first set of pads configured to be electrically coupled to a second set of pads of an integrated circuit die. A layer of non-conductive material is applied to the top layer of the bottom package and a cavity is formed in the layer of non-conductive material to expose the first set of pads, where the cavity is configured to contain the integrated circuit die oriented such that the second set of pads face the first set of pads. |
US09659813B1 |
Interconnection and manufacturing method thereof
An interconnection includes first and second conductive layers, first and second dielectric layers, a stop layer, and first and second adhesion layers is provided. The first conductive layer is disposed over a semiconductor substrate. The first dielectric layer is over the first conductive layer, and the first dielectric layer includes a via hole. The second dielectric layer is disposed over the first dielectric layer. The stop layer is located between the first dielectric layer and the second dielectric layer, and the second dielectric layer and the stop layer include a trench. The second conductive layer is located in the via hole and the trench to electrically connect with the first conductive layer. The first adhesion layer is located on sidewalls of the trench. The second adhesion layer is located between the second conductive layer and the first adhesion layer and between the second conductive layer and the first dielectric layer. |
US09659809B2 |
Support cylinder for thermal processing chamber
Embodiments of the disclosure generally relate to a support cylinder used in a thermal process chamber. In one embodiment, the support cylinder includes a hollow cylindrical body comprising an inner peripheral surface, an outer peripheral surface parallel to the inner peripheral surface, wherein the inner peripheral surface and the outer peripheral surface extend along a direction parallel to a longitudinal axis of the support cylinder, and a lateral portion extending radially from the outer peripheral surface to the inner peripheral surface, wherein the lateral portion comprises a first end having a first beveled portion, a first rounded portion, and a first planar portion connecting the first beveled portion and the first rounded portion, and a second end opposing the first end, the second end having a second beveled portion, a second rounded portion, and a second planar portion connecting the second beveled portion and the second rounded portion. |
US09659807B2 |
Method of forming a flexible semiconductor layer and devices on a flexible carrier
A method for fabricating a semiconductor device comprises providing a preformed spalled structure comprising a stressor layer stack on a first surface of a semiconductor substrate; forming an interfacial release layer on an exposed second surface of the semiconductor substrate; adhesively bonding the interfacial release layer to a rigid handle substrate using an epoxy; removing at least a portion of the stressor layer stack from the first surface of the semiconductor substrate; processing the semiconductor substrate; and removing the semiconductor substrate from the interfacial release layer to impart flexibility to the semiconductor substrate. |
US09659804B2 |
Orientating and installing jig
An orientating and installing jig for orientating a heat-dissipating unit (or a workpiece) to fix on a heat-generating device (or a target device) above a circuit board (or a supporting baseplate), which includes a carrying board formed with at least one assembling opening, a plurality of fixing posts and a pair of arrest-orientating modules oppositely arranged at two sides of the assembling opening. The assembling opening is shaped correspondingly to the shape of the heat-dissipating unit. The fixing posts are disposed at a bottom surface of the carrying board for fixing the carrying board above the circuit board. Each arrest-orientating module includes an arresting barrier. The arresting barrier is rotatably disposed at a suspending position of suspending the workpiece on the carrying board, and a releasing position of allowing the workpiece to pass through the assembling opening, so that the workpiece is put on the target device. |
US09659802B2 |
Method for overhead cross-system transportation
A method comprises transferring a wafer carrier to or from an overhead hoist transfer (OHT) system using a conveyor. The method also comprises transferring the wafer carrier between the conveyor and an overhead shuttle (OHS) system using a cross-system transport apparatus. The method further comprises generating control signals using a controller to control at least one of the cross-system transport apparatus, the conveyor, or the loading or unloading of the wafer carrier at the OHT or the OHS. The cross-system transport apparatus comprises a lifting device configured to raise or lower the wafer carrier. The transferring of the wafer carrier between the conveyor and the OHS system comprises one or more of lifting or lowering the wafer carrier. |
US09659798B2 |
System and method for producing devices including a semiconductor part and a non-semiconductor part
A system produces devices that include a semiconductor part and a non-semiconductor part. A front end is configured to receive a semiconductor part and to process the semiconductor part. A back end is configured to receive the processed semiconductor part and to assemble the processed semiconductor part and a non-semiconductor part into a device. A transfer device is configured to automatically handle the semiconductor part in the front end and to automatically transfer the processed semiconductor part to the back end. |
US09659797B1 |
Wafer scale oblique angle plasma etching
Wafer scale oblique angle etching of a semiconductor substrate is performed in a conventional plasma etch chamber by using a fixture that supports a multiple number of separate Faraday cages. Each cage is formed to include an angled grid surface and is positioned such that it will be positioned over a separate one of the die locations on the wafer surface when the fixture is placed over the wafer. The presence of the Faraday cages influences the local electric field surrounding each wafer die, re-shaping the local field to be disposed in alignment with the angled grid surface. The re-shaped plasma causes the reactive ions to follow a linear trajectory through the plasma sheath and angled grid surface, ultimately impinging the wafer surface at an angle. The selected geometry of the Faraday cage angled grid surface thus determines the angle at with the reactive ions will impinge the wafer. |
US09659794B2 |
Particle improvement for single wafer apparatus
An apparatus includes a susceptor, a first piping, a second piping, a liquid source, a third piping and a gas source. The susceptor is suitable for placing a wafer, and the first piping is configured to dispense a chemical to the wafer on the susceptor. The second piping communicates with the first piping. The liquid source is configured to deliver a cleaning liquid to the first piping through the second piping to wash a portion of the first piping. The third piping communicates with the first piping. The gas source is configured to flow a purge gas to the first piping through the third piping to purge the portion of the first piping. |