首页 / 专利库 / 变压器和转换设备 / 传感器 / 传感器 / 环境传感器 / Control apparatus for an environmental data system

Control apparatus for an environmental data system

阅读:683发布:2022-06-06

专利汇可以提供Control apparatus for an environmental data system专利检索,专利查询,专利分析的服务。并且Control apparatus for an environmental data system of the type which continuously records the output of one or more field located environmental sensors, and which also counts and compares the output with a threshold magnitude. When the threshold magnitude is exceeded, an alarm signal is generated which establishes a communication link with a remote central control station. The control apparatus provides a single complete pulse from a clock at a first output terminal when the communication link is established, to transfer the count to a shift register, and subsequent pulses from the clock are provided at a second output terminal, to clock the data from the shift register.,下面是Control apparatus for an environmental data system专利的具体信息内容。

1. An electrical control circuit selectively controlling clock pulses effective to readout stored digital data, comprising: clock means continuously providing periodic pulses, first and second output terminals, an input terminal for receiving a circuit start signal of a predetermined duration corresponding to the amount of the stored data, means including a first gate and a first flip-flop both being responsive to the clock pulses and the start signal so as to initially start circuit operation only during an interval prior to the occurrence of the first full clock pulse following the application of said circuit start signal to said input terminal, means including second and third gates and a second flip-flop directing said first full clock pulse through said second and third gates to said first output terminal during the initial portion of the start signal, said third gate and second flipflop cooperating to block subsequent clock pulses from reaching said first output terminal, and means including a fourth gate and said second flip-flop cooperating to block said first full clock pulse from reaching the second output terminal, and thereafter cooperating with said second gate to direct all subsequent clock pulses to the second output terminal for the remaining portion of the duration of the start signal.
2. The control circuit of claim 1 wherein the first and second flip-flops are connected to the input terminal such that they are reset and clamped in the absence of a circuit start signal.
3. The control circuit of claim 1 wherein the input terminal is connected to the first gate and to the second flip-flop, with the first gate changing its output to toggle the first flip-flop on the first space interval between periodic clock pulses following the application of a start signal to the input terminal, said first flip-flop being connected to the second gate, enabling said second gate when it toggles to pass the first full clock pulse to the first output terminal via the second and third gates.
4. The control circuit of claim 3 wherein the third gate is connected to the second flip-flop such that the clock pulse applied to the first output terminal toggles the second flip-flop upon its termination, with the toggling of the second flip-flop blocking the third gate and enabling the fourth gate to pass clock pulses from the enabled second gate.
5. Electrical control apparatus for controlling the transfer and reading out of digital data from a storage means, comprising: storage means containing digital data, shift register means, gate means connected between said storage means And said shift register means, and control means having a first output terminal connected to said gate means, a second output terminal connected to said shift register means, an input terminal adapted to receive a start signal for initiating the transfer of data from the storage means to said shift register means, and the reading out of the data from the shift register means, clock means providing periodic pulses, means including a first gate and a first flip-flop starting the circuit operation so as to be initially responsive to only the first full clock pulse following the application of a circuit start signal to said input terminal, means including second and third gates and a second flip-flop directing said first full clock pulse through said second and said third gates to said first output terminal during the initial portion of the start signal, said third gate and second flip-flop cooperating to block subsequent clock pulses from reaching said first output terminal, and means including a fourth gate and said second flip-flop cooperating to block said first full clock pulse from reaching the second output terminal, and thereafter cooperating with said second gate to direct all subsequent clock pulses to the second output terminal for the remaining portion of the duration of the start signal.
说明书全文
高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈