Memory patching device
专利汇可以提供Memory patching device专利检索，专利查询，专利分析的服务。并且PURPOSE: To obtain a cheap MP device by decoding the memory address, which requires to be modified by programmable logic array PLA, and controlling a low- rank MP device by the signal of a high-rank memory patching MP device.
CONSTITUTION: On MP device 106-1, when a ROM address sent onto address bus 102 agrees with the address which is previously programmed, PLA1 sends the patch address corresponding to this ROM address onto data bus 105 through patch memory PM1 and buffer BUF1. Simultaneously, low-priority PLA2 is inhibited from decoding the ROM address to prevent the output of defective ROM 103 from being outputted onto data bus 105. When the ROM address on bus 102 does not agree with the address which is previously programmed by PLA1, data of memory PM1 is inhibited from being outputted onto bus 105, and PLA2 is allowed to decode this data. Then, PLA2 performs the same operation as PLA1 and sends indefective information of ROM to bus 105.
COPYRIGHT: (C)1979,JPO&Japio，下面是Memory patching device专利的具体信息内容。
| 标题 | 发布/更新时间 | 阅读量 |
|---|---|---|
| 一种六氟化硫高压断路器状态智能监测与健康管理系统 | 2021-07-24 | 2 |
| 一种扩展I2C总线的方法及I2C总线扩展装置 | 2021-11-16 | 0 |
| FPGA可配置五输入查找表结构 | 2021-02-04 | 2 |
| 可编程控制器的梯形图编程装置 | 2023-09-14 | 1 |
| 隔爆兼本安型网络视频服务器 | 2021-07-14 | 0 |
| Improved embedded logic analyzer | 2022-12-13 | 0 |
| 基于Ethernet‑AVB的音视频采集传输系统 | 2020-08-04 | 4 |
| Logic structure and circuit for fast carry | 2022-10-09 | 1 |
| 프로그래머블 로직 디바이스 및 반도체 장치 | 2020-11-26 | 1 |
| SYSTEM, METHOD AND ARTICLE OF MANUFACTURE FOR CONTROLLING PERIPHERALS AND PROCESSING DATA ON A SYSTEM HAVING NO DEDICATED STORAGE PROGRAM AND NO CENTRAL PROCESSING UNIT | 2022-07-21 | 3 |
高效检索全球专利专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台，是提供专利分析，专利查询，专利检索等数据服务功能的知识产权数据服务商。
我们的产品包含105个国家的1.26亿组数据，免费查、免费专利分析。
专利汇分析报告产品可以对行业情报数据进行梳理分析，涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度，系统通过AI智能系统对图表进行解读，只需1分钟，一键生成行业专利分析报告。
