首页 / 专利库 / 信号处理 / 定时信号 / Multiport ram circuit

Multiport ram circuit

阅读:252发布:2024-02-21

专利汇可以提供Multiport ram circuit专利检索,专利查询,专利分析的服务。并且PURPOSE: To suppress the drop of a CPU execution speed by delaying the transfer of parallel data to a buffer register part when a DRAM part is accessed by a microcomputer.
CONSTITUTION: A buffer register part 5 for temporarily storing display data or the like transferred from a DRAM part 3 under control by a DRAM controller part 2 is connected between the DRAM part 3 and a P-S conversion part 4. When the DRAM part consists of 1K bits of 4-bit unit for instance, the buffer register part 5 is constituted of four 256-bit registers. Differently from a transfer timing signal (DT
1 signal) for transferring parallel data to the P-S conversion part 4, a transfer timing signal (DT
2 signal) for temporarily storing the parallel data in the buffer register part 5 by the controller part 2 is delayed by an optional time, e.g. a DRAM part accessing time based upon a CPU 1. Consequently, the drop of the CPU execution time can be suppressed without waiting the CPU.
COPYRIGHT: (C)1988,JPO&Japio,下面是Multiport ram circuit专利的具体信息内容。

高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈