首页 / 专利库 / 信号处理 / 干扰发射机 / Muting arrangement for communication receivers employing counters to produce control signals from interfering beat frequencies of the received signals

Muting arrangement for communication receivers employing counters to produce control signals from interfering beat frequencies of the received signals

阅读:345发布:2023-06-01

专利汇可以提供Muting arrangement for communication receivers employing counters to produce control signals from interfering beat frequencies of the received signals专利检索,专利查询,专利分析的服务。并且A squelching arrangement for muting a receiver in the absence of signals received from a plurality of transmitters operating at frequencies offset from the mean frequency to which the receiver is tuned. Interfering beat frequencies of the received signals in either a communication or auxiliary channel are counted to produce a squelch control signal. This control signal then operates a gating circuit that passes the received signals if the interfering beats are of a predetermined amplitude and frequency.,下面是Muting arrangement for communication receivers employing counters to produce control signals from interfering beat frequencies of the received signals专利的具体信息内容。

1. An arrangement for squelching a communication receiver in the absence of signals received from a plurality of transmitters operating at adjacent frequencies slightly offset from the mean operating frequency of the receiver, comprising signal input means, means for detecting said received signals coupled to said signal input means, means coupled to said detecting means for counting interfering beats between the frequencies of said received signals to produce a control signal, and gating means connected to said detecting means and controlled by said control signal to pass said received signals when said interfering beats are of predetermined amplitude and frequency.
2. An arrangement as claimed in claim 1, wherein said detecting means are capable of demodulating a frequency modulated carrier, said control signal being derived from a discriminator in said detecting means.
3. An arrangement as claimed in claim 1, wherein said detecting means are capable of demodulating amplitude modulated signals and frequency modulated signals, said control signal being derived from said frequency modulated signals.
4. An arrangement as claimed in claim 3, wherein said detecting means comprises first and second communication channels, said first channel being capable of demodulating said amplitude modulated signals, said second channel being capable of demodulating said frequency modulated signals, said first channel operating as a main communication channel and said second channel operating as an auxiliary communication channel when amplitude modulated signals are being received and said second channel operating as a main communication channel when frequency modulated signals are being received.
5. An arrangement as claimed in claim 4, further providing gating devices in said first and second channels, the gate in said first channel being opened and the gate in said second channel being closed when frequency modulated signals are being received and the gate in said first channel being closed and the gate in said second channel being opened when amplitude modulated signals are being received.
6. An arrangement as claimed in claim 1, wherein said gating means passes signals when the frequency of said interfering beats is above its second harmonic.
7. An arrangement as claimed in claim 1, further comprising high pass filter means preceding said counting means, the corner frequency of said filtering means being above the second harmonic of said interfering beats.
8. An arrangement as claimed in claim 1, further comprising means for amplifying and limiting said interfering beats preceding said counting means.
9. An arrangement as claimed in claim 1, wherein said counting means comprises a diode pump circuit.
10. An arrangement as claimed in claim 1, further comprising a bistable circuit coupled to said counting means, the output of said counting means controlling the state of said bistable circuit.
11. An arrangement as claimed in claim 10, wherein said bistable circuit comprises a Schmitt trigger circuit.
12. An arrangement as claimed in claim 10, wherein the output of said bistable circuit is inverted and applied to control said gating means.
13. An arrangement as claimed in claim 1, wherein said gating means comprises a field effect transistor circuit having first second, and output electrodes, the path between said first and output electrodes passing said signals when the output of said counting means applied to said second electrode is below a predetermined magnitude.
14. An arrangement as claimed in claim 13, wherein said first and second electrodes are the source and gate electrodes respectively and said output electrode is the drain electrode.
15. An arrangement as claimed in claim 14, wherein a voltage is applied to said gate electrode to bias said field effect transistor so that said source-drain electrodes provide a low resistancE path.
16. An arrangement as claimed in claim 14, further comprising a diode connected to said gate electrodes, said diode operating in its conducting state when the output of said counting means is present thereby altering the voltage of the gate electrode of said field effect transistor so that said source-drain electrodes provide a high resistance path.
说明书全文
高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈