首页 / 专利库 / 传感器与探测器 / 电荷积分器 / Automatic zero circuitry for indicating devices

Automatic zero circuitry for indicating devices

阅读:607发布:2021-07-06

专利汇可以提供Automatic zero circuitry for indicating devices专利检索,专利查询,专利分析的服务。并且Automatic zero circuitry for low-level signal indicating devices is provided which includes a capacitor at the output of an amplifier for storing a charge, during a given period of time, equal to the drift or offset voltage of the amplifier such that during a measuring period of time, the indicating device will give a true and correct reading. A dual slope integrator in combination with a plurality of field-effect-transistors enables the proper time periods for the storing and reading operations described above.,下面是Automatic zero circuitry for indicating devices专利的具体信息内容。

1. Automatic zero circuitry for eliminating errors due to DC amplifier offset voltage comprising a DC-excited Wheatstone bridge arrangement including strain gage elements in the arms thereof and producing low-level DC output signals as the result of unbalance thereof, measuring and indicating means including a dual-slope integrator, a DC amplifier for amplifying said output signals and applying related DC voltage signals to said dualslope integrator, a capacitor for storing voltage equal to the offset voltage of said amplifier, and switch means for periodically interrupting input to said amplifier while simultaneously connecting said capacitor for storage of said voltage during first periods and for periodically connecting the said low-level DC output signals to said amplifier while simultaneously applying to said dual-slope integrator the voltage across said capacitor in opposing relation to said DC voltage signals from said amplifier during second periods alternating with said first periods, said switch means comprising a first field-effect-transistor switch connected in series with said input to said amplifier, a second field-effect-transistor switch connected across said input to said amplifier, and a third fieldeffect-transistor switch connected between said capacitor and ground potential, said dual-slope integrator including means which, during said second periods, integrates up the voltage signals from said amplifier with the voltage across said capacitor subtracted therefrom, and which integrates down with respect to a reference input and passes through a dead time period during periods including said first periods, said first switch being off and said second and third switches being on during said first periods anD said first switch being on and said second and third switches being off during said second periods, whereby error due to said DC amplifier offset voltage is eliminated from measurements by said dual-slope integrator.
说明书全文
高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈