首页 / 专利库 / 电气元件和设备 / 电阻器 / 终端电阻 / Universal active lattice network

Universal active lattice network

阅读:657发布:2022-01-21

专利汇可以提供Universal active lattice network专利检索,专利查询,专利分析的服务。并且The invention provides an active lattice network which may be used in place of a passive lattice network of any order. There is provided a differential amplifier having a pair of input ports and a pair of output ports. Each of the input ports is connected to the same input terminal through a respective resistance element corresponding to the terminating resistance of the network and to a common terminal through a respective impedance element having predetermined characteristics. The output of the network may be obtained either from the pair of output ports or from one of the output ports and the common terminal.,下面是Universal active lattice network专利的具体信息内容。

1. An active lattice network comprising, a common terminal and an input terminal for connection to a source of input signal, a pair of output terminals, a differential amplifier having a pair of input ports and a pair of output ports, each of said input ports being connected to said input terminal through a respective resistance element corresponding to the terminating resistance of the network and to said common terminal through a respective impedance element having predetermined characteristics, said pair of output ports being respectively connected to said pair of output terminals.
2. An active lattice network as defined in claim 1 wherein said output terminals are respectively connected to said common terminal and one of said output ports.
3. An active lattice network as defined in claim 1 wherein said differential amplifier comprises a pair of transistors each having a base, emitter and collector electrodes, the base electrode of each transistor being connected to a respective one of said input ports, the emitter electrodes of the transistors being connected together and to said common terminal through a current source, the collector electrode of each transistor being connected to a source of voltage through a respective resistor and to a respective one of said pair of output ports.
4. An active lattice network as defined in claim 3 wherein said pair of transistors are on the same semiconductor chip.
说明书全文
高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈