首页 / 专利库 / 图形技术 / 各向异性扩散 / Vertical channel junction field-effect transistors and method of manufacture

Vertical channel junction field-effect transistors and method of manufacture

阅读:337发布:2022-03-01

专利汇可以提供Vertical channel junction field-effect transistors and method of manufacture专利检索,专利查询,专利分析的服务。并且The disclosed junction field-effect transistor (FET) has a precisely controlled gate configuration which enables either high power operation or high frequency operation or both. The FET is manufactured by steps including the growing of a first epitaxial layer having a predetermined crystallographic orientation on a substrate to form a drain. Next, a first anisotropic etch of the epitaxial layer provides ''''U''''-shaped grooves with flat bottoms, therein through which a gate is diffused having internal side walls of uniform depth that define the source-to-drain channel. A second epitaxial layer is then grown on the surfaces of the first epitaxial layer and of the gate to provide a source. A second anisotropic etch exposes a portion of the gate, which also forms an etch stop, to facilitate electrical contact thereto. Current flowing through the channel is controlled in response to an input signal applied between the gate and source which adjusts the thickness of a depletion region extending into the channel.,下面是Vertical channel junction field-effect transistors and method of manufacture专利的具体信息内容。

1. A field effect transistor having controlled pinch-off characteristics and which is suitable for high frequency operation, including in combination: first electrode means comprised of semiconductor material of a first conductivity type and having a first surface; gate means comprised of semiconductor material of the second conductivity type which is integral with said first surface of said first electrode means and which has a plurality of integral portions each having a U-shaped cross-section, each of said gate portions having a horizonal segment and a plurality of straight, vertical segments which are substantially perpendicular to said horizontal segment; source-to-drain channel portions defined by adjacent ones of said vertical gate segments and having substantially straight, vertical side walls; secOnd electrode means comprised of semiconductor material of the first conductivity type which is integral with said gate means and said source-to-drain channel portions; and said semiconductor materials of said first electrode means and said second electrode means surrounding said gate means.
2. The field effect transistor of claim 1 wherein: said source-to-drain channel portions have rectangular top and side cross-sections and connect said first and second electrode means together; and said gate portions surround each of said rectangular channel portions.
3. The field effect transistor of claim 1 wherein: said first and second electrode means and said gate means are formed from a semiconductor material having a predetermined substantially uniform crystallographic orientation.
4. The field effect transistor of claim 3 wherein said predetermined substantially uniform crystallographic orientation is of the (110) variety.
5. The field effect transistor of claim 1 wherein: said first electrode means forms a drain electrode; and said second electrode means forms a source electrode.
6. The field effect transistor of claim 1 wherein each of said vertical gate segments defining said source-to-drain channel portions has substantially uniform thickness and a substantially uniform surface impurity concentration to effectuate the controlled pinch-off.
7. The field effect transistor of claim 1 further including: a conductive path to said gate means; one of said electrode means includes an opening extending in a direction perpendicular to an outwardly facing surface thereof, and said opening extending toward and terminating at said conductive path; and the field effect transistor further including a metallization layer within said opening to provide conductive contact through said conductive path to said gate means.
8. The field-effect transistor of claim 1 wherein said gate portions are integral with each other and have generally rectangular top sections arranged in a ladder like configuration which provides a long gate width per unit area of die to facilitate high power operation.
9. The field effect transistor of claim 8 further including: a conductive path to said gate means; one of said electrode means includes an opening extending in a direction perpendicular to an outwardly facing surface thereof and said opening extending toward and terminating at said conductive path; and the field effect transistor further including a metallization layer within said opening to provide conductive contact through said conductive path to said gate means.
10. The field effect transistor of claim 9 wherein: said first electrode means forms a drain electrode; and said second electrode means forms a source electrode.
11. The field effect transistor of claim 10 wherein: said first and second electrode means and said gate means are formed from a semiconductor material having a predetermined substantially uniform crystallographic orientation.
12. The field effect transistor of claim 3 wherein: said predetermined substantially uniform crystallographic orientation is of the (110) variety.
说明书全文
高效检索全球专利

专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台,是提供专利分析,专利查询,专利检索等数据服务功能的知识产权数据服务商。

我们的产品包含105个国家的1.26亿组数据,免费查、免费专利分析。

申请试用

分析报告

专利汇分析报告产品可以对行业情报数据进行梳理分析,涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度,系统通过AI智能系统对图表进行解读,只需1分钟,一键生成行业专利分析报告。

申请试用

QQ群二维码
意见反馈