Microprogrammable i/o controller
阅读：960发布：2021-10-30
专利汇可以提供Microprogrammable i/o controller专利检索，专利查询，专利分析的服务。并且A microprogrammable plural ALU (arithmetic-logic unit) controller utilizes task assignments for improving processing efficiencies. The ALU''s are selected to be low-cost, lowcapability devices. Each ALU is within one independent Micro Programmable Unit (MPU). Interconnection registers, preferably symmetrically arranged, provide program synchronization between the plural MPU''s. These same registers have direct connections to data flow circuits for monitoring and controlling their operation.，下面是Microprogrammable i/o controller专利的具体信息内容。
1. A microprogrammable I/O controller adapted to control a pluralitY of I/O devices in response to controlling system sets of instructions and processing information-bearing signals therebetween, the improvement including the combination: a plurality of independently operable microprogrammable units (MPU''s); each MPU having its own program of micro-instructions, a set of output exchange registers (A, B), and input gating means receiving signals from said exchange registers of all other MPU''s and selectively opened in accordance with the respective MPU program of micro-instructions; and data flow means receiving signals from said exchange registers and responsive thereto be perform signal-processing operations including signal waveform modifications for changing information representing characteristics in accordance with signal patterns in said exchange registers for exchanging information-bearing signals between said controlling system and said I/O devices.
2. The combination of claim 1 wherein each MPU has a computing capability substantially less than that required for singly controlling said data flow means, controlling said I/O devices and responding to said sets of instructions; and all of said MPU''s being identically constructed except for the respective programs of micro-instructions.
3. The combination of claim 1 wherein said data flow means has an MPU to process said information-bearing signals in accordance with its program of instructions and being responsive to signals in said exchange registers from said MPU''s not in said data flow means for performing said signal-processing operations.
4. A microprogrammable I/O controller adapted to control a plurality of I/O devices in response to controlling system sets of instructions and for processing information-bearing signals therebetween, the improvement including the combination: a plurality of independently programmable microprogrammable units (MPU''s), a set of output exchange registers for interconnecting said MPU''s and input gating means in each MPU receiving signals from said exchange registers from the other MPU''s and each MPU selectively opening said gating means in accordance with the MPU program of instructions, one of said MPU''s (MPUX) being connected to said controlling system for exchanging control signals and data signals therewith and for coordinating transfer of signals between said data flow means and said controlling system, a second one of said MPU''s (MPUY) being connected solely to said I/O devices for coordinating operation thereof with said data flow means, and an I/O device address register in said controller and connected to MPUX for transferring I/O device address signals from MPUX to said I/O devices for activating same for operation with MPUY and said data flow means.
5. The combination of claim 4 wherein said data flow means has data-signal writing means and data-signal reading means respectively for supplying signals to and from said I/O devices, one of said output exchange registers of MPUY (register YA) being connected primarily to said read detection portion and one of said output exchange registers MPUX (register XA) being connected primarily to said write control circuits; MPUX and MPUY each having status registers; and command means in said data flow means jointly responsive to signals in said status registers and to signals in registers XA and YA respectively of MPUX and MPUY for initiating and controlling signal-processing operations in said data flow means.
6. The combination set forth in claim 5 wherein said data flow means includes data flow sense registers having signals indicating operational status thereof, means in said data flow means jointly responsive to status signals from MPUX and to signals from register XA to transfer sense bytes from said sense registers to said controlling system.
7. The combination of claim 5 wherein register YA supplies its signals directly to said data flow means unconditionally imposing operational conditions thereon in accordance with the signal pattern therein; register XA being selectively gated to said data flow means by said status registers of MPUX and MPUY for selectively altering operational status of said data flow means such that said output register of MPUX may be used jointly for transferring instructional signals to MPUY and said data flow means; and MPUX monitoring signals in register YA.
8. The combination of claim 4 wherein MPUX output exchange registers are XA and XB and wherein MPUY output exchange registers are YA and YB, said registers XA and YA being connected to said data flow means and registers XB and YB being connected only to MPUY and MPUX, respectively; status registers in each MPUX and MPUY; and branch control means in each MPUX and MPUY receiving signals from status registers of MPUY and MPUX, respectively, and said microprograms in MPUX and MPUY coordinating operations in accordance with the status signals in said status registers and MPUY branching to microprograms in accordance with signals in register XA.
9. The combination of claim 8 wherein programs in MPUX during an initial selection by said controlling system provide coordination between the I/O controller and the controlling system; programs in MPUY responding to said MPUX programs for polling the status of attached I/O devices; and programs in MPUX selecting an I/O device being polled by MPUY, said MPUY supplying status signals to MPUX for either selecting or deselecting an I/O device and indicating same to MPUX via said exchange registers.
10. The combination set forth in claim 4 wherein MPUX and MPUY each have a plurality of independently performable microprograms; MPUY including instruction counter means presettable to a predetermined instruction within a program of instructions; MPUX forcing said MPUY instruction counter to said one number and simultaneously providing a reference to a given program of instructions in said exchange registers, said MPUY executing a program of instructions in accordance with said instruction counter to obtain the reference to a given program of instructions from said exchange register and then executing said given program; and MPUY having timing pulse means and means further operative upon completion of said given program of instructions to stop said timing pulse means until MPUX again inserts a number into said instruction counter of MPUY.
11. A data channel controller having first and second interface portions, each portion having different signal formats, data flow circuits electrically interposed between said portions and operative to alter information-bearing signals in accordance with said signal formats whereby signals may be exchanged between said portions, the improvement including the combination: a plurality of MPU''s (microprogrammable units), each MPU having a memory, an input and an output portion; first and second of said MPU''s respectively operatively associated with said first and second interface portions and being programmable to exchange control and data signals therewith; first and second sets of exchange registers respectively connected to said first and second MPU''s for receiving result signals therefrom and supplying said result signals to said data flow circuits for controlling same to alter said information-bearing signals; and first and second gating means respectively controlled by said first and second MPU''s for gating said result signals from said second and first exchange registers respectively into said first and second MPU''s.
12. The combination set forth in claim 11 wherein said first MPU is operative to sample one of said exchange registers of said second MPU while said one exchange register is supplying signals to said data flow ciRcuits for monitoring operation thereof whereby said first MPU exercises simultaneous supervisory control over said second MPU and said data flow circuits such that programming coordination between said first and second MPU''s is effected.
13. The combination set forth in claim 11 further including a third MPU is said data flow circuits being jointly responsive to said first and second MPU''s to perform signal-processing operations in accordance with signals received from said first and second sets of exchange registers.
14. The combination set forth in claim 11 wherein a plurality of record-media transporting devices are connected to said second interface portion and being responsive to address signals for initiating an active condition, and said first MPU having an address register connected to all of said record-media devices for addressing same and all other connections between said controller and said record-media devices being through said second MPU and said data flow means.
15. An I/O controller having first and second microprogrammed MPU''s (microprogrammable units) each performing different but functionally related program operations and supplying control signals to interconnecting register means; data flow circuits receiving said control signals from said register means having first and second portions respectively primarily responsive to said MPU''s to perform signal-processing operations including changing signal information representation while maintaining information content; and said first and second MPU''s receiving said control signals under microprogram selection from said register means and being responsive thereto for coordinating said signal-processing operations in said data flow circuits and operations of said microprograms.
16. The controller set forth in claim 15 having quiescent periods wherein said data flow circuits are processing no signals, the combination further including: a stat C and D means in each MPU supplying status signals to the other MPU, trap means in the second MPU to select a given microprogram in response to a trap signal from said first MPU, a microprogram interrupt scan in said first MPU including, a. device end prime (DEP) scan microprogram in each MPU, said first MPU scan trapping said second MPU to scan DEP, said second MPU setting its stat C on a detected DEP and stat D on no such detection, said first MPU repetitively scanning said second MPU stats C and D until one is activated, and said second MPU waiting said first MPU after setting either its said stats C or D, and b. additional microprograms in said MPU is said IDLESCAN interleaving status sensing and exchanging in accordance with said stats C and D during such quiescent period.
17. The controller set forth in claim 15 wherein said data flow circuits include bus connections for a controlling and a controlled signal processing system and operative to exchange data signals therebetween, said data flow circuits including multimode signal processing circuits with first portions operative with said controlling system and second portions with said controlled system, said first and second portions being respectively controlled and actuated by microprograms in said first and second MPU''s with coordination therebetween effected by microprograms, and said data flow circuits including data flow status means monitoring operations of said data flow circuits and said data flow circuits being responsive to signals in said first MPU exchange register means to supply status indicating signals to said controlling system rather than data signals from said controlled system.
18. The I/O controller set forth in claim 15 further including gating means interposed between a portion of said register means receiving signals from said first MPU and said data flow circuits, said first MPU activating said second MPU To perform program functions relating to initial portions of a signal-processing operation, and said second MPU activating said gating means to initiate operations in said data flow circuits whenever said second MPU has reached a predetermined program status in said program functions.
19. A microprogrammable controller adapted to selectively connect a controlling system to a controlled system, including the combination: first and second microprocessors (MP1 and MP2, respectively) with interchange (IM) means for selectively transferring signals therebetween; data flow means connected to said IM means and responsive to first signals in said IM means to effect predetermined signal exchange between said systems and being responsive to second signals in said IM means to generate status signals and independent means in said data flow means responsive to signals being processed to generate additional status signals; MP1 having program controlled means responsive to signals from said controlling system to generate some of said signals; MP2 having program controlled means responsive to said MP1 first signals to generate the remainder of said first signals; and one of said MP''s effecting an electrical connection between said data flow means and said controlled system and supplying signals to said IM means as some of said first signals indicating an electrical connection has been effected.
20. A microprogrammable controller, including the combination: first and second independent microprocessors including means for exchanging signals therebetween, data flow circuits responsive to said microprocessors to establish sequences of signal-processing operations including signal waveform modifications and generating signals indicative of operational status including some status signals in response to said signal-processing operations, first and second interface means connected to said microprocessors and said data flow circuits for exchanging signals between different units connectable to said controller, and said microprocessors being constructed to receive programs for respectively supervising signal-exchanging operations between the units respectively connectable to said interface means.
| 标题 | 发布/更新时间 | 阅读量 |
|---|---|---|
| 神经网络运算装置及运算方法 | 2020-05-12 | 146 |
| 一种水利自动化控制系统中现场总线信道加密方法 | 2020-05-12 | 953 |
| 访问多维张量中的数据 | 2020-05-13 | 401 |
| 用于进行超声流测量的装置和方法 | 2020-05-11 | 495 |
| 基于时钟时延调整的异步处理器的方法和设备 | 2020-05-14 | 82 |
| 基于现场可编程门阵列的处理器内核及其运行方法 | 2020-05-12 | 295 |
| 可编程平台上的加速器架构 | 2020-05-13 | 811 |
| 一种FIR滤波器组及滤波方法 | 2020-05-13 | 344 |
| 一种含有存储内计算的处理器 | 2020-05-11 | 489 |
| 半导体装置及半导体装置的制造方法 | 2020-05-11 | 953 |
高效检索全球专利专利汇是专利免费检索,专利查询,专利分析-国家发明专利查询检索分析平台，是提供专利分析，专利查询，专利检索等数据服务功能的知识产权数据服务商。
我们的产品包含105个国家的1.26亿组数据，免费查、免费专利分析。
分析报告
专利汇分析报告产品可以对行业情报数据进行梳理分析，涉及维度包括行业专利基本状况分析、地域分析、技术分析、发明人分析、申请人分析、专利权人分析、失效分析、核心专利分析、法律分析、研发重点分析、企业专利处境分析、技术处境分析、专利寿命分析、企业定位分析、引证分析等超过60个分析角度，系统通过AI智能系统对图表进行解读，只需1分钟，一键生成行业专利分析报告。
QQ群二维码
意见反馈
意见反馈